IP Library Granted Patent US 9,575,758
Granted Patent B2
US 9,575,758 · App. 13/879,240 · Granted Feb 21, 2017

Method for setting breakpoints, and an integrated circuit and debug tool therefor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,575,758
App. No.
13/879,240
Granted
Feb 21, 2017
Kind
B2
Abstract

A method for setting one or more breakpoints within executable program code of an embedded device is described. The method comprises copying at least one area of non-volatile memory (NVM) of the embedded device, comprising at least one instruction at which a breakpoint is to be set, into at least one area of overlay memory replacing within the overlay memory the at least one instruction at which a breakpoint is to be set with a breakpoint operation code, and enabling a mapping of the at least one area of NVM, comprising the at least one instruction at which a breakpoint is to be set, to the at least one area of overlay memory during execution of the program code within the embedded device.

Claims (34)

1. A method for setting one or more breakpoints within executable program code of an embedded device, the method comprising:

copying at least one area of non-volatile memory (NVM) of the embedded device, comprising at least one instruction at which a breakpoint is to be set, into at least one area of overlay memory to be memory-mapped by mapping hardware of the embedded device to cover the at least one area of NVM;

replacing within the at least one area of overlay memory the at least one instruction at which a breakpoint is to be set with a breakpoint operation code to be executed by at least one processor core of the embedded device; and

enabling the mapping hardware of the embedded device to map the at least one area of NVM, comprising the at least one instruction at which a breakpoint is to be set, to the at least one area of overlay memory during execution of the program code within the embedded device by the at least one processor core.

2. The method of claim 1 wherein the method further comprises identifying at least one instruction within the program code to be executed by the embedded device at which a breakpoint is to be set, and determining at least one area of NVM of the embedded device, comprising the at least one identified instruction at which a breakpoint is to be set, to be mapped to the at least one area of overlay memory during execution of the program code within the embedded device based at least partly on at least one from a group consisting of:

a distribution of identified instruction(s) within the executable program code;

a granularity with which the overlay memory may be split into individual areas; and

the size of the overlay memory.

3. The method of claim 1 wherein copying the at least one area of NVM of the embedded device comprises, within a debug tool operably coupled to the embedded device, reading executable program code from the at least one area of NVM of the embedded device and writing the read content into the overlay memory.

4. The method of claim 3 wherein replacing within the overlay memory the at least one instruction at which a breakpoint is to be set with a breakpoint operation code comprises, within the debug tool operably coupled to the embedded device, over-writing within the overlay memory the at least one instruction at which a breakpoint is to be set with a breakpoint operation code.

5. The method of claim 1 wherein enabling the mapping of the at least one area of NVM comprises initializing a memory mapping mechanism to map the at least one area of NVM to the at least one area of overlay memory during execution of the program code within the embedded device.

6. The method of claim 1 further comprising clearing a breakpoint by disabling the mapping of the at least one area of non-volatile memory comprising an instruction at which the breakpoint has been set to the at least one area of overlay memory.

7. The method of claim 1 wherein the method further comprises clearing a breakpoint by replacing the breakpoint operation code within the overlay memory with an original instruction previously replaced by the breakpoint operation code.

8. The method of claim 2 wherein copying the at least one area of NVM of the embedded device comprises, within a debug tool operably coupled to the embedded device, reading executable program code from the at least one area of NVM of the embedded device and writing the read content into the overlay memory.

9. The method of claim 2 wherein enabling the mapping of the at least one area of NVM comprises initializing a memory mapping mechanism to map the at least one area of NVM to the at least one area of overlay memory during execution of the program code within the embedded device.

10. The method of claim 3 wherein enabling the mapping of the at least one area of NVM comprises initializing a memory mapping mechanism to map the at least one area of NVM to the at least one area of overlay memory during execution of the program code within the embedded device.

11. The method of claim 4 wherein enabling the mapping of the at least one area of NVM comprises initializing a memory mapping mechanism to map the at least one area of NVM to the at least one area of overlay memory during execution of the program code within the embedded device.

12. The method of claim 2 further comprising clearing a breakpoint by disabling the mapping of the at least one area of non-volatile memory comprising an instruction at which the breakpoint has been set to the at least one area of overlay memory.

13. The method of claim 3 further comprising clearing a breakpoint by disabling the mapping of the at least one area of non-volatile memory comprising an instruction at which the breakpoint has been set to the at least one area of overlay memory.

14. The method of claim 4 further comprising clearing a breakpoint by disabling the mapping of the at least one area of non-volatile memory comprising an instruction at which the breakpoint has been set to the at least one area of overlay memory.

15. The method of claim 5 further comprising clearing a breakpoint by disabling the mapping of the at least one area of non-volatile memory comprising an instruction at which the breakpoint has been set to the at least one area of overlay memory.

16. The method of claim 2 wherein the method further comprises clearing a breakpoint by replacing the breakpoint operation code within the overlay memory with an original instruction previously replaced by the breakpoint operation code.

17. The method of claim 3 wherein the method further comprises clearing a breakpoint by replacing the breakpoint operation code within the overlay memory with an original instruction previously replaced by the breakpoint operation code.

18. The method of claim 4 wherein the method further comprises clearing a breakpoint by replacing the breakpoint operation code within the overlay memory with an original instruction previously replaced by the breakpoint operation code.

19. A debug tool for setting one or more breakpoints within executable program code of an embedded device, the debug tool being configured to:

copy at least one area of non-volatile memory (NVM) of the embedded device, comprising at least one instruction at which a breakpoint is to be set, into at least one area of overlay memory to be memory-mapped by mapping hardware of the embedded device to cover the at least one area of NVM;

replace the at least one instruction at which a breakpoint is to be set within the at least one area of the overlay memory with a breakpoint operation code; and

enable the mapping hardware of the embedded device to map the at least one area of non-volatile memory comprising the at least one instruction at which a breakpoint is to be set to the at least one area of overlay memory during execution of program code within the embedded device.

20. An integrated circuit comprising an embedded device having executable program code and an interface for operably coupling to a debug tool; wherein the embedded device comprises:

at least one processor core;

a mapping hardware, at least one area of non-volatile memory (NVM) comprising at least one instruction at which a breakpoint is to be set;

at least one area of overlay memory; and

a mapping module;

wherein, in response to control via the interface the at least one area of NVM is copied into the at least one area of the overlay memory to be memory-mapped by the mapping hardware to cover the at least one area of NVM and the at least one instruction is replaced with a breakpoint operation code and the mapping module, using the mapping hardware, maps the at least one area of NVM to the at least one area of overlay memory during execution of program code within the embedded device by the at least one processor core.

Assignments (33)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040626 FRAME: 0683. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME EFFECTIVE NOVEMBER 7, 2016. Recorded Jan 12, 2017
From: NXP SEMICONDUCTORS USA, INC. (MERGED INTO); FREESCALE SEMICONDUCTOR, INC. (UNDER)
To: NXP USA, INC.
Reel/Frame 041414/0883 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNMENT DOCUMENTATION - INITIAL CONVENYANCE LISTED CHANGE OF NAME. PREVIOUSLY RECORDED ON REEL 040579 FRAME 0827. ASSIGNOR(S) HEREBY CONFIRMS THE UPDATE CONVEYANCE TO MERGER AND CHANGE OF NAME EFFECTIVE NOVEMBER 7, 2016. Recorded Dec 15, 2016
From: NXP SEMICONDUCTORS USA, INC. (MERGED INTO); FREESCALE SEMICONDUCTOR, INC. (UNDER)
To: NXP USA, INC.
Reel/Frame 040945/0252 →
CHANGE OF NAME Recorded Nov 16, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040626/0683 →
CHANGE OF NAME Recorded Nov 9, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040579/0827 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0844 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0819 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0804 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Sep 20, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 031248/0750 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Sep 20, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031248/0627 →
SUPPLEMENT TO IP SECURITY AGREEMENT Recorded Sep 20, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031248/0510 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 12, 2013
From: ROBERTSON, ALISTAIR; MAIOLANI, MARK
To: FREESCALE SEMICONDUCTOR INC
Reel/Frame 030207/0342 →