Integrated circuit device and methods of performing bit manipulation therefor
View Patent ↗An integrated circuit device comprising at least one instruction processing module arranged to receive a bit-manipulation instruction, and in response to receiving the bit-manipulation instruction to select at least one bit from at least one source data register in accordance with a value of at least one control bit, select from candidate values a manipulation value for the at least one selected bit in accordance with a value of at least one further control bit, and store the selected manipulation value for the at least one selected bit in at least one output data register.
1. An integrated circuit device comprising:
at least one instruction processing module arranged to receive a bit-manipulation instruction, the bit-manipulation instruction for enabling selection of single bits from a plurality of bits for manipulation, the single bits from any location of at least one source data register according to a plurality of sets of control bits from at least one control data register, each set of control bits from the plurality of sets of control bits corresponding to only a single bit to be manipulated, and in response to receiving the bit-manipulation instruction to select a single bit from the at least one source data register in accordance with a value of at least one control bit of the set of the control bits corresponding to the single bit, select from a group of candidate values comprising a value of the single selected bit, a bit value of ‘0’, a bit value of ‘1’, and a bit value of a target bit cell within the at least one output data register, a manipulation value for the single selected bit in accordance with a value of at least one further control bit of the set of control bits, and store the selected manipulation value for the single selected bit in at least one output data register.
2. The integrated circuit device of claim 1 wherein the at least one instruction processing module comprises at least one bit-manipulation module arranged to select the single bit from the at least one source data register in accordance with the value of the at least one control bit, select the manipulation value for the single selected bit in accordance with the value of the at least one further control bit, and output the selected manipulation value for the single selected bit, in response to the instruction processing module receiving the bit-manipulation instruction.
3. The integrated circuit device of claim 2 wherein the at least one bit-manipulation module comprises:
a first multiplexer arranged to selectively output the single bit from the at least one source data register in accordance with the value of the at least one control bit; and
a second multiplexer arranged to selectively output the selected manipulation value for the bit selectively output by the first multiplexer in accordance with the value of the at least one further control bit.
4. The integrated circuit device of claim 3 wherein the first multiplexer of the at least one bit-manipulation module is arranged to selectively output the single bit from a 32-bit source register in accordance with a 5-bit control signal.
5. The integrated circuit device of claim 1 wherein the values of the at least one control bit and the at least one further control bit are retrieved from a byte-sized portion of the at least one control data register.
6. The integrated circuit device of claim 1 wherein the at least one instruction processing module is arranged to store the selected manipulation value for the single selected bit at a location within the at least one output data register in accordance with an offset value.
7. The integrated circuit device of claim 6 wherein the at least one instruction processing module comprises at least one location selection module arranged to store the selected manipulation value for the single selected bit at a location within the at least one output data register in accordance with the offset value.
8. The integrated circuit device of claim 1 wherein the at least one instruction processing module comprises:
a plurality of eight bit-manipulation modules, a number of which are arranged to select the single bit from the at least one source data register in accordance with the value of the at least one control bit, select the manipulation value for the at least one selected bit in accordance with the value of the at least one further control bit, and output the selected manipulation value for the single selected bit, in response to the instruction processing module receiving a bit-manipulation instruction.
9. The integrated circuit device of claim 8 wherein the at least one instruction processing module further comprises:
a byte selection module arranged to store the eight selected manipulation values output by the eight bit-manipulation modules, and to store as a byte the manipulation values at a location within the at least one output data register in accordance with a byte offset value.
10. The integrated circuit device of claim 1 wherein the at least one instruction processing module is arranged to store the selected manipulation value for the single selected bit in at least one output data register by way of a partial write operation.
11. A method of performing bit-manipulation within an instruction processing module in response to receiving a bit-manipulation instruction, the bit-manipulation instruction for enabling selection of single bits from a plurality of bits for manipulation, the single bits from any location of at least one source data register according to a plurality of sets of control bits from at least one control data register, each set of control bits from the plurality of sets of control bits corresponding to only a single bit to be manipulated, the method comprising:
selecting a single bit from at least one source data register in accordance with a value of at least one control bit of the set of control bits corresponding to the single bit;
selecting from a group of candidate values comprising a value of the single selected bit, a bit value of ‘0’, a bit value of ‘1’, and a bit value of a target bit cell within the at least one output data register, a manipulation value for the single selected bit in accordance with a value of at least one further control bit of the set of control bits; and
storing the selected manipulation value for the single selected bit in at least one output data register.
12. The method of claim 11 wherein the method further comprises retrieving the values of the at least one control bit and the at least one further control bit from a byte-sized portion of the at least one control data register.
13. The method of claim 12 wherein the method further comprises storing the selected manipulation value for the single selected bit at a location within the at least one output data register in accordance with an offset value.
14. A method of implementing bit-manipulation within an instruction processing module, the method comprising:
loading data bits to be manipulated into at least one source data register; and
scheduling at least one bit-manipulation instruction to be executed by the instruction processing module, the at least one bit-manipulation instruction for enabling selection of single bits from a plurality of bits for manipulation, the single bits from any location of at least one source data register according to a plurality of sets of control bits from at least one control data register, each set of control bits from the plurality of sets of control bits corresponding to only a single bit to be manipulated,
wherein the at least one bit-manipulation instruction causes:
selecting a single bit from the at least one source data register in accordance with a value of at least one control bit of the set of control bits corresponding to the single bit;
selecting from a group of candidate values comprising a value of the single selected bit, a bit value of ‘0’, a bit value of ‘1’, and a bit value of a target bit cell within the at least one output data register, a manipulation value for the single selected bit in accordance with a value of at least one further control bit of the set of control bits; and
storing the selected manipulation value for the single selected bit in at least one output data register.
15. The method of claim 14 wherein the method further comprises loading the values of the control bits into at least one control data register.
16. The method of claim 11 wherein the method further comprises retrieving the values of the at least one control bit and the at least one further control bit from a byte-sized portion of the at least one control data register.
17. The integrated circuit device of claim 2 wherein the values of the at least one control bit and the at least one further control bit are retrieved from at least one control data register.