IP Library Granted Patent US 9,087,879
Granted Patent B2
US 9,087,879 · App. 14/268,606 · Granted Jul 21, 2015

Method of making semiconductor device with distinct multiple-patterned conductive tracks on a same level

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,087,879
App. No.
14/268,606
Granted
Jul 21, 2015
Kind
B2
Abstract

A multiple-patterned semiconductor device and a method of manufacture are provided. The semiconductor device includes a conductive layer. The conductive layer includes conductive tracks which may be defined by photomasks. The conductive tracks may have quality characteristics. Distinct quality characteristics of distinct conductive tracks may be compared. Based on the comparison, signals and supply voltage may be routed on particular conductive tracks.

Claims (16)

1. A method of manufacturing a semiconductor device, comprising:

defining a first portion of a first conductive layer with a first photomask having a first conductive track pattern;

defining a second portion of the first conductive layer with a second photomask having a second conductive track pattern, the second conductive track pattern interdigitated with the first conductive track pattern;

determining a first quality characteristic of the first conductive track pattern and a second quality characteristic of the second conductive track pattern;

comparing the first quality characteristic of the first conductive track pattern and the second quality characteristic of the second conductive track pattern; and

selecting, in response to comparing the first quality characteristic and the second quality characteristic,

a first photomask in response to determining the first quality characteristic is higher than the second quality characteristic, the first photomask configured to connect a supply voltage to a track in the second conductive track pattern and to connect a logic signal to a track in the first conductive track pattern; and

a second photomask in response to determining the first quality characteristic is not higher than the second quality characteristic, the second photomask configured to connect a supply voltage to a track in the first conductive track pattern and to connect a logic signal to a track in the second conductive track pattern.

2. The method of claim 1 , wherein the first quality characteristic of the first conductive track pattern is a first measurement for a first width of a first wire channel and the second quality characteristic of the second conductive track pattern is a second measurement for a second width of a second wire channel.

3. The method of claim 2 , wherein at least one of the first and second measurements occurs after at least one of developing a photoresist, processing a photoresist, outlining the first and second wire channels, and etching the first and second wire channels.

4. The method of claim 1 , wherein selecting the photomask provides shielding which reduces at least one of noise and delay sensitivity.

5. The method of claim 1 , further comprising etching vias to provide for a conductive path connecting supply voltage with at least one of the first and second conductive track patterns.

6. The method of claim 1 , further comprising establishing at least one second conductive layer having at least one voltage supply track adapted to deliver the at least one supply voltage.

7. The method of claim 1 , further comprising establishing at least one second conductive layer having at least one linkage adapted to electrically connect at least one of:

at least one first portion of the first conductive track pattern with at least one second portion of the first conductive track pattern; and

at least one first portion of the second conductive track pattern with at least one second portion of the second conductive track pattern.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 20, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES INC.
Reel/Frame 054636/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2019
From: GLOBALFOUNDRIES INC.
To: ALSEPHINA INNOVATIONS INC.
Reel/Frame 049612/0211 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2015
From: GLOBALFOUNDRIES U.S. 2 LLC; GLOBALFOUNDRIES U.S. INC.
To: GLOBALFOUNDRIES INC.
Reel/Frame 036779/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2015
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: GLOBALFOUNDRIES U.S. 2 LLC
Reel/Frame 036550/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2014
From: ALLEN, DAVID H.; DEWANZ, DOUGLAS M.; PAULSEN, DAVID P.; SHEETS, JOHN E., II
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 032812/0605 →