IP Library Granted Patent US 9,237,649
Granted Patent B2
US 9,237,649 · App. 14/285,733 · Granted Jan 12, 2016

Wiring board and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,237,649
App. No.
14/285,733
Granted
Jan 12, 2016
Kind
B2
Abstract

A wiring board 10 includes a lower wiring conductor 1 , an upper insulating layer 2 laminated on the lower wiring conductor 1 and having a via hole 5 where a bottom surface is the lower wiring conductor 1 , and a via conductor 3 connected to the lower wiring conductor 1 and filling the via hole 5 ; and the upper insulating layer 2 includes a first resin layer 2 a and a second resin layer 2 b sequentially laminated on the lower wiring conductor 1 , the via hole 5 has an annular groove 5 a over a whole circumference of the inner wall in a boundary between both resin layers 2 a and 2 b , and the via conductor 3 fills the groove 5.

Claims (8)

1. A wiring board comprising:

a lower wiring conductor;

an upper insulating layer laminated on the lower wiring conductor and having a via hole where a bottom surface is the lower wiring conductor; and

a via conductor connected to the lower wiring conductor and filling the via hole, wherein

the upper insulating layer includes at least a first resin layer laminated on the lower wiring conductor and a second resin layer laminated on the first resin layer, wherein the first resin layer has a Young's modulus of 5 to 10 GPa, and a thermal expansion coefficient of 0 to 40 ppm/° C. (30 to 150° C.), and contains 51 to 80 vol. % of an inorganic insulating filler, and the second resin layer has a Young's modulus of 0.5 to 4 GPa, the via hole has an annular groove formed by recessing an inner wall of the via hole over a whole circumference of the inner wall in a boundary between the first resin layer and the second resin layer, and the via conductor filling the via hole also fills the groove while invading in the groove.

2. The wiring board according to claim 1 , wherein the second resin layer contains no inorganic insulating filler or contains less than 30 vol. % of the inorganic insulating filler.

3. The wiring board according to claim 2 , wherein the inorganic insulating filler is spherical silica particles having grain diameters of 1 to 4 μm.

4. The wiring board according to claim 2 , wherein the inorganic insulating filler is silica.

Assignments (3)
MERGER Recorded Apr 21, 2017
From: KYOCERA CIRCUIT SOLUTIONS, INC.
To: KYOCERA CORPORATION
Reel/Frame 042522/0699 →
CHANGE OF NAME Recorded Aug 13, 2015
From: KYOCERA SLC TECHNOLOGIES CORPORATION
To: KYOCERA CIRCUIT SOLUTIONS, INC.
Reel/Frame 036344/0749 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 23, 2014
From: YUGAWA, HIDETOSHI
To: KYOCERA SLC TECHNOLOGIES CORPORATION
Reel/Frame 032957/0406 →