IP Library Granted Patent US 9,263,573
Granted Patent B2
US 9,263,573 · App. 14/523,492 · Granted Feb 16, 2016

Power semiconductor devices, structures, and related methods

Inventors: Mohamed N. Darwish (Campbell, CA); Jun Zeng (Torrance, CA); Richard A. Blanchard (Los Altos, CA)
Assignee: MAXPOWER SEMICONDUCTOR INC.
H01L29/7813H01L29/0634H01L29/408H01L29/66727H01L29/66734H01L29/7393H01L29/7397H01L29/7802H01L29/7816H01L21/26586H01L29/0873H01L29/0878H01L29/1095H01L29/402H01L29/407H01L29/41766H01L29/42368
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,263,573
App. No.
14/523,492
Granted
Feb 16, 2016
Kind
B2
Abstract

Power semiconductor devices, and related methods, where majority carrier flow is divided into paralleled flows through two drift regions of opposite conductivity types.

Claims (47)

1. A semiconductor device, comprising:

a first-conductivity-type semiconductor source region;

a second-conductivity-type semiconductor body region;

a gate electrode, which is capacitively coupled to invert a horizontal portion of said body region;

a semiconductor drift region which includes both first-conductivity-type and second-conductivity-type semiconductor stripes in parallel;

a trench, containing immobile electrostatic charge which is capacitively coupled to invert parts of said second-conductivity-type stripes; and

a first-conductivity-type semiconductor drain region;

wherein said body region is interposed between said source region and said drift region;

and wherein said first-conductivity-type and second-conductivity-type semiconductor stripes are each laterally interposed between said body region and said drain region;

whereby, in the ON state, majority carriers flow both through said first-conductivity-type and said second-conductivity-type stripes in parallel.

2. The device of claim 1 , wherein said first-conductivity-type source region is n-type, and said majority carriers are electrons.

3. The device of claim 1 , wherein said source, body, drain and drift regions are silicon.

4. The device of claim 1 , wherein said immobile electrostatic charge laterally adjoins said second-conductivity-type stripes.

5. The device of claim 1 , wherein said immobile electrostatic charge both overlies and laterally adjoins said second-conductivity-type stripes.

6. The device of claim 1 , wherein said immobile electrostatic charge is provided by cesium ions.

7. The device of claim 1 , wherein said immobile electrostatic charge consists of point charges.

8. The device of claim 1 , wherein said immobile electrostatic charge is provided by ions in dielectric material and/or by ions at a dielectric/semiconductor interface.

9. The device of claim 1 , wherein said immobile electrostatic charge is provided by ions in dielectric material in a trench.

10. A semiconductor device, comprising:

a first-conductivity-type semiconductor source region;

a second-conductivity-type semiconductor body region;

a gate electrode, which is capacitively coupled to invert a portion of said body region;

a semiconductor drift region which includes both first-conductivity-type and second-conductivity-type semiconductor portions in parallel;

immobile electrostatic charge which is capacitively coupled to invert parts of said second-conductivity-type drift region portions;

a first-conductivity-type semiconductor buffer region; and

a second-conductivity-type semiconductor minority-carrier-emitter region;

wherein said body region is interposed between said source region and said drift region;

and wherein said drift region is interposed between said body region and said drain region;

whereby, in the ON state, majority carriers flow both through said first-conductivity-type portions and said second-conductivity-type portions of said drift region in parallel.

11. The device of claim 10 , wherein said immobile electrostatic charge is provided by cesium ions.

12. The device of claim 10 , wherein said first-conductivity-type source region is n-type, and said majority carriers are electrons.

13. The device of claim 10 , wherein said source, body, drain and drift regions are silicon.

14. The device of claim 10 , wherein said immobile electrostatic charge consists of point charges.

15. The device of claim 10 , wherein said immobile electrostatic charge is provided by ions in dielectric material and/or by ions at a dielectric/semiconductor interface.

16. The device of claim 10 , wherein said immobile electrostatic charge is provided by ions in dielectric material in a trench.

17. The device of claim 10 , wherein said second-conductivity-type portions have inhomogeneous doping, such that less heavily doped portions thereof are inverted by said immobile electrostatic charge.

18. A semiconductor device, comprising:

a first-conductivity-type semiconductor source region;

a second-conductivity-type semiconductor body region;

a gate electrode, which is capacitively coupled to invert a horizontal portion of said body region;

a semiconductor drift region which includes both first-conductivity-type and second-conductivity-type semiconductor stripes in parallel;

a trench, containing immobile electrostatic charge which is capacitively coupled to invert parts of said second-conductivity-type stripes; and

a first-conductivity-type semiconductor drain region;

wherein said body region is interposed between said source region and said drift region;

and wherein said first-conductivity-type and second-conductivity-type semiconductor stripes are each laterally interposed between said body region and said drain region;

whereby, in the ON state, majority carriers flow both through said first-conductivity-type and said second-conductivity-type stripes in parallel;

wherein said second-conductivity-type stripes have inhomogeneous doping, such that less heavily doped portions thereof are inverted by said immobile electrostatic charge.

Assignments (1)
SECURITY INTEREST Recorded Dec 27, 2022
From: MAXPOWER SEMICONDUCTOR, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 062228/0648 →
Continuity (5)
Continuation 13770011 · Feb 19, 2013
Continuation 13175975 · Jul 5, 2011
Provisional Application 61494205 · Jun 7, 2011
Provisional Application 61361540 · Jul 6, 2010
Related Publication 20150108565A1 · Apr 23, 2015