IP Library Granted Patent US 9,646,668
Granted Patent B2
US 9,646,668 · App. 14/524,848 · Granted May 9, 2017

Spin-transfer torque magnetic random access memory (STTMRAM) with enhanced write current

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,646,668
App. No.
14/524,848
Granted
May 9, 2017
Kind
B2
Abstract

A spin-transfer torque magnetic random access memory (STTMRAM) cell is disclosed. The memory cell comprises a selected magnetic tunnel junction (MTJ) identified to be programmed; a first transistor having a first port, a second port and a gate, the first port of the first transistor coupled to the selected MTJ; a first neighboring MTJ coupled to the selected MTJ through the second port of the first transistor; a second transistor having a first port, a second port, and a gate, the first port of the second transistor coupled to the selected MTJ; a second neighboring MTJ coupled to the selected MTJ through the second port of the second transistor; a first bit/source line coupled to the second end of the selected MTJ; and a second bit/source line coupled to the second end of the first neighboring MTJ and the second end of the second neighboring MTJ.

Claims (20)

1. A spin-transfer torque magnetic random access memory (STT-MRAM) array comprising:

a selected magnetic tunnel junction (MTJ) to be programmed by switching state thereof upon application of a switching current, said selected MTJ being directly coupled to first and second transistors;

a first neighboring MTJ directly coupled to said first transistor; and

a second neighboring MTJ directly coupled to said second transistor,

wherein during programming of said selected MTJ, a first current flows through said first neighboring MTJ and said first transistor and a second current flows through said second neighboring MTJ and said second transistor,

wherein said first current has a first pulse width that is narrower than a second pulse width of said second current.

2. The STT-MRAM array of claim 1 , wherein said first current is less than said second current.

3. The STT-MRAM array of claim 1 , wherein said first neighboring MTJ has been programmed prior to programming of said selected MTJ.

4. The STT-MRAM array of claim 1 , wherein said second neighboring MTJ has not been programmed prior to programming of said selected MTJ.

5. A spin-transfer torque magnetic random access memory (STT-MRAM) array comprising:

a selected magnetic tunnel junction (MTJ) to be programmed by switching state thereof upon application of a switching current, said selected MTJ having first and second ends;

a first transistor having first and second ports, said first port of said first transistor being directly coupled to said first end of said selected MTJ;

a first neighboring MTJ having first and second ends, said first end of said first neighboring MTJ being directly coupled to said second port of said first transistor;

a second transistor having first and second ports, said first port of said second transistor being directly coupled to said first end of said selected MTJ; and

a second neighboring MTJ having first and second ends, said first end of said second neighboring MTJ being directly coupled to said second port of said second transistor,

wherein during programming of said selected MTJ, a first current flows through said first neighboring MTJ and said first transistor and a second current flows through said second neighboring MTJ and said second transistor,

wherein said first current has a first pulse width that is narrower than a second pulse width of said second current.

6. The STT-MRAM array of claim 5 , wherein said first current is less than said second current.

7. The STT-MRAM array of claim 5 , wherein said first neighboring MTJ has been programmed prior to programming of said selected MTJ.

8. The STT-MRAM array of claim 5 , wherein said second neighboring MTJ has not been programmed prior to programming of said selected MTJ.

Assignments (7)
SECURITY INTEREST Recorded Mar 18, 2022
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 059436/0203 →
SECURITY INTEREST Recorded Apr 19, 2021
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 057213/0050 →
SECURITY INTEREST Recorded Apr 19, 2021
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 057217/0674 →
SECURITY INTEREST Recorded Jul 8, 2020
From: AVALANCHE TECHNOLOGY, INC.
To: SILICON VALLEY BANK
Reel/Frame 053156/0223 →
SECURITY INTEREST Recorded Feb 13, 2020
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 051930/0396 →
SECURITY INTEREST Recorded Apr 18, 2017
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 042273/0813 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 27, 2014
From: ZHOU, YUCHEN; ABEDIFARD, EBRAHIM; MOZAFFARI, MAHMOOD
To: AVALANCHE TECHNOLOGY, INC.
Reel/Frame 034044/0419 →