IP Library Granted Patent US 8,999,790
Granted Patent B2
US 8,999,790 · App. 14/542,674 · Granted Apr 7, 2015

Method of forming a trench gate MOSFET having a thick bottom oxide

Inventors: Chien-Ling Chan (Hsinchu County, TW); Chi-Hsiang Lee (Hsinchu County, TW)
Assignee: UBIQ Semiconductor Corp.
H01L29/66734H01L21/0223H01L21/28035H01L21/32133H01L29/4236
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,999,790
App. No.
14/542,674
Granted
Apr 7, 2015
Kind
B2
Abstract

A method of forming a trench gate MOSFET is provided. An epitaxial layer is formed on a substrate. A trench is formed in the epitaxial layer. A first insulating layer is conformally formed on surfaces of the epitaxial layer and the trench. A first conductive layer is formed at the bottom of the trench. A portion of the first insulating layer is removed to form a second insulating layer exposing an upper portion of the first conductive layer. An oxidation process is performed to oxidize the first conductive layer to a third insulating layer, wherein a fourth insulating layer is simultaneously formed on the surface of the epitaxial layer and on the sidewall of the trench. A second conductive layer is formed in the trench. Two body layers are formed in the epitaxial layer beside the trench. Two doped regions are formed in the body layers respectively beside the trench.

Claims (29)

1. A method of forming a trench gate MOSFET comprising:

forming an epitaxial layer with a first conductivity type on a substrate with the first conductivity type;

forming a trench in the epitaxial layer;

conformally forming a first insulating layer on surfaces of the epitaxial layer and the trench;

forming a first conductive layer at a bottom of the trench;

removing a portion of the first insulating layer to form a second insulating layer exposing an upper portion of the first conductive layer;

performing an oxidation process to oxidize the first conductive layer to a third insulating layer, wherein a fourth insulating layer is simultaneously formed on the surface of the epitaxial layer and on a sidewall of the trench by the oxidation process;

forming a second conductive layer in the trench;

forming two body layers with a second conductivity type in the epitaxial layer respectively beside the trench; and

forming two doped regions with the first conductivity type in the body layers respectively beside the trench.

2. The method of forming the trench gate MOSFET as recited in claim 1 , wherein a method of forming the first conductive layer comprises:

forming a conductive material layer on the epitaxial layer, and the conductive material layer filling up the trench; and

performing an etching back process to remove a portion of the conductive material layer.

3. The method of forming the trench gate MOSFET as recited in claim 1 ,

wherein a method of forming the second insulating layer comprises performing an etching back process until ⅔ to ⅘ height of the first conductive layer is exposed.

4. The method of forming the trench gate MOSFET as recited in claim 1 , wherein a method of forming the second conductive layer comprises:

forming a conductive material layer on the epitaxial layer, and the conductive material layer filling up the trench; and

performing an etching back process to remove a portion of the conductive material layer.

5. The method of forming the trench gate MOSFET as recited in claim 1 , further comprising, after the step of performing the oxidation process and before the step of forming the second conductive layer:

removing the fourth insulating layer, a portion of the third insulating layer and a portion of the second insulating layer; and

forming a fifth insulating layer on the surfaces of the epitaxial layer and the trench.

6. The method of forming the trench gate MOSFET as recited in claim 1 , further comprising, after the step of forming the doped regions:

forming a dielectric layer on the second conductive layer and the doped regions;

forming two openings penetrating the dielectric layer and the doped regions; and

forming a third conductive layer on the dielectric layer, wherein the third conductive layer fills in the openings to be electrically connected to the body layers.

7. The method of forming the trench gate MOSFET as recited in claim 6 , wherein a material of the third conductive layer comprises metal.

8. The method of forming the trench gate MOSFET as recited in claim 1 , wherein a material of the first conductive layer comprises undoped polysilicon.

9. The method of forming the trench gate MOSFET as recited in claim 1 , wherein a material of the second conductive layer comprises doped polysilicon.

10. The method of forming the trench gate MOSFET as recited in claim 1 , wherein the first conductivity type is N-type and the second conductivity type is P-type; or the first conductivity type is P-type and the second conductivity type is N-type.

Assignments (1)
MERGER Recorded Jul 4, 2019
From: UBIQ SEMICONDUCTOR CORP.
To: UPI SEMICONDUCTOR CORP.
Reel/Frame 049668/0484 →
Priority Claims (1)
TW 101125348 A · Jul 13, 2012 · national
Continuity (2)
Division 13789692 · Mar 8, 2013
Related Publication 20150072493A1 · Mar 12, 2015