IP Library Granted Patent US 9,412,899
Granted Patent B2
US 9,412,899 · App. 14/550,121 · Granted Aug 9, 2016

Method of stress induced cleaving of semiconductor devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,412,899
App. No.
14/550,121
Granted
Aug 9, 2016
Kind
B2
Abstract

A method of dicing semiconductor devices includes depositing a continuous first layer over the substrate, such that the first layer imparts a compressive stress to the substrate, and etching grooves in the first layer to increase local stress at the grooves compared to stress at the remainder of the first layer located over the substrate. The method also includes generating a pattern of defects in the substrate with a laser beam, such that a location of the defects in the pattern of defects substantially corresponds to a location of at least some of the grooves in the in the first layer, and applying pressure to the substrate to dice the substrate along the grooves.

Claims (18)

1. A method of dicing semiconductor devices, comprising:

depositing a continuous first layer over a substrate, wherein the first layer imparts a compressive stress to the substrate;

etching grooves in the first layer to increase local stress at the grooves compared to stress at the remainder of the first layer located over the substrate;

generating a pattern of defects in the substrate with a laser beam, wherein a location of the defects in the pattern of defects substantially corresponds to a location of at least some of the grooves in the in the first layer;

applying pressure to the substrate to dice the substrate along the grooves; and

further comprising forming light emitting diodes (LEDs) over the first layer prior to the step of etching grooves;

wherein:

the substrate comprises sapphire and the first layer comprises a III-nitride semiconductor layer;

the first layer comprises a GaN buffer layer; and

the step of etching grooves comprises etching street grooves in inactive regions through the LEDs and through the first layer to expose the substrate and to define a pattern of individual LED dies on a first side of the substrate.

2. The method of claim 1 , wherein the laser beam is provided onto a second side of the substrate opposite the first side of the substrate.

3. The method of claim 1 , wherein the laser beam is provided onto the first side of the substrate through the grooves in the first layer.

4. The method of claim 1 , wherein dicing the substrate along the grooves comprises dicing the substrate to generate a plurality of LED dies, and wherein the street grooves and the pattern of defects mimic a pattern of individual LED dies.

5. The method of claim 1 , wherein the pattern of defects comprises a region of defects located less than 10 microns below a surface of the substrate.

6. The method of claim 1 , wherein each of the LED dies has more than four sides.

7. The method of claim 1 , wherein the step of applying pressure to the substrate to dice the substrate along the grooves comprises passing one or more rollers over the substrate.

8. The method of claim 7 , further comprising mounting the substrate on a tape prior to passing one or more rollers over the substrate.

9. The method of claim 7 , wherein the substrate is cleaved along a non-preferred crystalline cleaving orientation during the step of applying pressure to the substrate to dice the substrate along the grooves.

Assignments (10)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 12, 2024
From: GLO TECHNOLOGIES LLC
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 068297/0220 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 6, 2023
From: SYSONAN, INC.
To: GLO TECHNOLOGIES LLC
Reel/Frame 065178/0210 →
CHANGE OF NAME Recorded Oct 5, 2023
From: NANOSYS, INC.
To: SYSONAN, INC.
Reel/Frame 065156/0416 →
TERMINATION AND RELEASE OF PATENT SECURITY AGREEMENT RECORDED AT REEL 059569 / FRAME 0840 Recorded Sep 7, 2023
From: FORTRESS CREDIT CORP.,
To: NANOSYS, INC.
Reel/Frame 064836/0263 →
SECURITY INTEREST Recorded Apr 1, 2022
From: NANOSYS, INC.
To: FORTRESS CREDIT CORP., AS AGENT
Reel/Frame 059569/0840 →
NUNC PRO TUNC ASSIGNMENT Recorded Aug 13, 2021
From: GLO AB
To: NANOSYS, INC.
Reel/Frame 057184/0564 →
RELEASE OF SECURITY INTEREST Recorded Apr 12, 2021
From: HERCULES CAPITAL, INC.
To: GLO AB
Reel/Frame 057210/0690 →
SECURITY INTEREST Recorded Jan 23, 2019
From: GLO AB
To: HERCULES CAPITAL INC.
Reel/Frame 048110/0063 →
ASSIGNMENT OF IP SECURITY AGREEMENT Recorded Dec 12, 2018
From: GLO AB
To: HERCULES CAPITAL, INC., AS ADMINISTRATIVE AGENT
Reel/Frame 049042/0527 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 3, 2016
From: HERNER, SCOTT BRAD; ROMANO, LINDA; THOMPSON, DANIEL BRYCE; SCHUBERT, MARTIN
To: GLO AB
Reel/Frame 037882/0691 →