IP Library Granted Patent US 9,880,594
Granted Patent B2
US 9,880,594 · App. 14/810,391 · Granted Jan 30, 2018

Thermal management for solid-state drive

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,880,594
App. No.
14/810,391
Granted
Jan 30, 2018
Kind
B2
Abstract

A device structure includes a printed circuit board (PCB) comprising a thermal conduction plane, at least one heat generating component thermally connected to the thermal conduction plane, and a first frame portion thermally connected to the thermal conduction plane and at least partially enclosing the at least one heat generating component. The thermal conduction plane thermally connects the at least one heat generating component to the first frame portion by way of a plurality of vias from a surface of the PCB to the thermal conduction plane.

Claims (33)

1. A device structure for dissipating heat, comprising:

a printed circuit board (PCB) comprising a thermal conduction plane;

at least one heat generating component thermally connected to the thermal conduction plane by way of a first plurality of vias from a surface of the PCB to the thermal conduction plane; and

a first frame portion mounted to the PCB and at least partially enclosing the at least one heat generating component;

a first thermally-conductive layer disposed between an inner surface of the first frame portion and a side of the at least one heat generating component to thermally connect the at least one heat generating component to the first frame portion; and

a second thermally-conductive layer disposed between the first frame portion and the surface of the PCB thermally connecting the first frame portion to the thermal conduction plane by way of a second plurality of vias from the surface of the PCB to the thermal conduction plane.

2. The device structure of claim 1 , further comprising:

an array of solder balls disposed between the at least one heat generating component and the surface of the PCB, each solder ball being thermally connected to a respective one of the first plurality of vias to thermally connect the at least one heat generating component to the thermal conduction plane.

3. The device structure of claim 1 , further comprising:

two or more heat generating components,

wherein the first plurality of vias comprises two or more second groups of vias that thermally connect the thermal conduction plane to the two or more heat generating components.

4. The device structure of claim 1 , wherein the inner surface is a recessed surface of the first frame portion defined between first and second PCB mounting surfaces, the first frame portion being mounted to the PCB by way of the first and second PCB mounting surfaces.

5. The device structure of claim 1 , further comprising:

a second frame portion,

wherein the second plurality of vias comprises a second group of vias that thermally connect the thermal conduction plane to the second frame portion.

6. The device structure of claim 5 , wherein the first frame portion and the second frame portion are connected to the PCB on opposing sides of the PCB.

7. The device structure of claim 1 , wherein the thermal conduction plane is embedded within the PCB.

8. The device structure of claim 1 , wherein the thermal conduction plane is an electrical conductor.

9. A data storage device, comprising:

a printed circuit board (PCB) comprising a thermal conduction plane and a plurality of vias from a surface of the PCB to the thermal conduction plane;

at least one frame thermally connected to the PCB by way of one or more mounting portions of the at least one frame;

one or more electronic components connected to the PCB, wherein the one or more electronic components are thermally connected to the thermal conduction plane thermally by way of the plurality of vias;

at least one first thermally-conductive layer disposed between the mounting portions of the at least one frame and the PCB; and

at least one second thermally-conductive layer disposed between the one or more electronic components and an inner surface of the at least one frame,

wherein the first and second thermally-conductive layers facilitate separate paths of heat dissipation from the one or more electronic components.

10. The data storage device of claim 9 , wherein at least some of the plurality of vias connect the thermal conduction plane to the at least one first thermally-conductive layer to facilitate thermally connecting the one or more electronic components to the at least one frame.

11. The data storage device of claim 9 , further comprising: an array of solder balls disposed between the PCB and at least one of the one or more electronic components, wherein each solder ball is thermally connected to a respective one of the plurality of vias.

12. The data storage device of claim 9 , wherein two frames are thermally connected to the PCB, with one of the two flames and a side of the PCB at least partially encasing the one or more electronic components.

13. The data storage device of claim 9 , wherein the thermal conduction plane is embedded within the PCB.

14. The data storage device of claim 9 , wherein the PCB comprises multiple thermal conduction planes, each plane comprising a material of a different thermal conductivity.

15. The data storage device of claim 9 , wherein the one or more electronic components are memory devices.

16. The data storage device of claim 9 , wherein at least one of the at least one frames mounted to the PCB comprises an exterior surface having a plurality of protrusions that extend a surface area of the exterior surface.

17. The data storage device of claim 16 , wherein each of the plurality of protrusions are rectangular or cylindrical.

Assignments (9)
SECURITY AGREEMENT (SUPPLEMENTAL) Recorded Nov 14, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 069411/0208 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2024
From: SANDISK TECHNOLOGIES, INC.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 069168/0273 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
RELEASE OF SECURITY INTEREST AT REEL 052915 FRAME 0566 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059127/0001 →
SECURITY INTEREST Recorded Feb 6, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 052915/0566 →