IP Library Granted Patent US 9,391,143
Granted Patent B2
US 9,391,143 · App. 14/957,501 · Granted Jul 12, 2016

Method for low temperature bonding and bonded structure

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,391,143
App. No.
14/957,501
Granted
Jul 12, 2016
Kind
B2
Abstract

A method for bonding at low or room temperature includes steps of surface cleaning and activation by cleaning or etching. The method may also include removing by-products of interface polymerization to prevent a reverse polymerization reaction to allow room temperature chemical bonding of materials such as silicon, silicon nitride and SiO 2 . The surfaces to be bonded are polished to a high degree of smoothness and planarity. VSE may use reactive ion etching or wet etching to slightly etch the surfaces being bonded. The surface roughness and planarity are not degraded and may be enhanced by the VSE process. The etched surfaces may be rinsed in solutions such as ammonium hydroxide or ammonium fluoride to promote the formation of desired bonding species on the surfaces.

Claims (56)

1. A bonding method, comprising:

forming a planarized insulating material on a semiconductor wafer;

etching the planarized insulating material in a reaction space;

terminating the planarized insulating material with a nitrogen-containing species by at least one of:

a nitrogen-containing plasma during the etching, and

a nitrogen-containing solution after the etching;

bringing a first material into direct contact with the terminated and planarized insulating material outside the reaction space; and

forming a chemical bond between the terminated and planarized insulating material and the first material.

2. The method of claim 1 , wherein the etching the planarized insulating material is conducted in a vacuum chamber, the reaction space comprising the vacuum chamber.

3. The method of claim 1 , wherein the etching the planarized insulating material is conducted in a plasma chamber, the reaction space comprising the plasma chamber.

4. The method of claim 1 , wherein the etching and the terminating comprise exposing the planarized insulating material to the plasma etching process in a plasma chamber, the reaction space comprising the plasma chamber.

5. The method of claim 4 , wherein the exposing the planarized insulating material to the plasma etching process comprises exposing the planarized insulating material to a reactive ion etching process.

6. The method of claim 4 , wherein the exposing the planarized insulating material to the plasma etching process in the plasma chamber comprises using nitrogen gas.

7. The method of claim 1 , wherein the terminating comprises exposing the planarized insulating material to a nitrogen-containing solution after the etching.

8. The method of claim 7 , wherein the nitrogen-containing solution comprises an ammonia-based solution.

9. The method of claim 1 , wherein the first material comprises a second planarized insulating material on a second semiconductor wafer.

10. The method of claim 9 , wherein the first material comprises silicon oxide.

11. The method of claim 1 , wherein the bringing into direct contact comprises bringing into direct contact the terminated planarized insulating material and a silicon material having a native oxide, the first material comprising the silicon material.

12. The method of claim 1 , further comprising, after the terminating, rinsing the insulating material.

13. The method of claim 12 , wherein the rinsing comprises immersing the insulating material in deionized water.

14. The method of claim 1 , wherein the bringing into direct contact is performed at room temperature.

15. The method of claim 1 , wherein the bringing into direct contact is conducted in air.

16. The method of claim 1 , wherein the forming the planarized insulating material comprises forming silicon oxide on the semiconductor wafer.

17. The method of claim 1 , further comprising forming a bond between the planarized insulating material and the first material with a strength of at least 500 mJ/m 2 without annealing at more than about 200° C.

18. The method of claim 1 , further comprising forming a bond between the planarized insulating material and the first material with a strength of at least 2000 mJ/m 2 without annealing at more than about 200° C.

19. The method of claim 1 , further comprising annealing the planarized insulating material and the first material at a temperature of no more than about 200° C. after the bringing into direct contact.

20. The method of claim 1 , wherein the planarized insulating material has a surface roughness between about 0.5 and 1.5 nm after the etching and before the bringing into direct contact.

21. A bonded structure comprising:

a first semiconductor material comprising a planarized insulating material having a first bonding surface; and

a second material having a second bonding surface,

wherein the first bonding surface is an etched surface terminated with a nitrogen-containing species, and

wherein the first and second bonding surfaces are in direct contact with each other and bonded together with a chemical bond without any intervening adhesive.

22. The structure of claim 21 , further comprising at least one integrated circuit in the first semiconductor material.

23. The structure of claim 21 , wherein the second material comprises silicon.

24. The structure of claim 21 , wherein the chemical bond has a strength of at least 500 mJ/m 2 .

25. The structure of claim 21 , wherein the chemical bond has a strength of at least 2000 mJ/m 2 .

26. The structure of claim 21 , wherein the planarized insulating material comprises silicon oxide.

27. The structure of claim 21 , wherein the second bonding surface comprises an etched surface.

28. The structure of claim 27 , wherein the etched surface of the second bonding surface is terminated with a nitrogen-containing species.

29. The structure of claim 21 , wherein the first bonding surface is terminated with a nitrogen-containing species by at least one of a nitrogen-containing plasma during etching and a nitrogen-containing solution after etching.

30. The structure of claim 21 , wherein the chemical bond is a covalent bond.

31. A bonding method, comprising:

forming a planarized insulating material on a semiconductor wafer;

etching the planarized insulating material;

terminating the planarized insulating material with a nitrogen-containing species by at least one of:

a nitrogen-containing plasma during the etching, and

a nitrogen-containing solution after the etching;

bringing a first material into direct contact with the terminated and planarized insulating material; and

forming a chemical bond between the terminated and planarized insulating material and the first material.

32. A bonding method, comprising:

forming a planarized insulating material on a processed semiconductor wafer;

exposing the planarized insulating material to a plasma process in a plasma chamber using a nitrogen-containing gas;

terminating the planarized insulating material with a species;

bringing into direct contact the terminated and planarized insulating material and a first material outside of said plasma chamber; and

forming a chemical bond between the terminated and planarized insulating material and the first material.

33. The bonding method of claim 32 , wherein the species comprises nitrogen.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: ROYAL BANK OF CANADA
To: TESSERA, INC.; INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.); FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS); INVENSAS CORPORATION; TESSERA ADVANCED TECHNOLOGIES, INC; DTS, INC.; DTS LLC; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
Reel/Frame 052920/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 25, 2017
From: RESEARCH TRIANGLE INSTITUTE
To: ZIPTRONIX, INC.
Reel/Frame 043094/0084 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 25, 2017
From: TONG, QIN-YI; FOUNTAIN, GAIUS GILLMAN, JR.; ENQUIST, PAUL M.
To: RESEARCH TRIANGLE INSTITUTE
Reel/Frame 043094/0108 →
CHANGE OF NAME Recorded Jun 28, 2017
From: ZIPTRONIX , INC.
To: INVENSAS BONDING TECHNOLOGIES, INC.
Reel/Frame 043029/0657 →
SECURITY INTEREST Recorded Dec 2, 2016
From: INVENSAS CORPORATION; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; ZIPTRONIX, INC.; DIGITALOPTICS CORPORATION; DIGITALOPTICS CORPORATION MEMS; DTS, LLC; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 040797/0001 →