IP Library Granted Patent US 9,406,876
Granted Patent B2
US 9,406,876 · App. 15/041,325 · Granted Aug 2, 2016

Method for manufacturing MTJ memory device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,406,876
App. No.
15/041,325
Granted
Aug 2, 2016
Kind
B2
Abstract

A method for manufacturing MTJ pillars for a MTJ memory device. The method includes depositing multiple MTJ layers on a substrate, depositing a hard mask on the substrate and coating a photoresist on the hard mask. Further, alternating steps of reactive ion etching and ion beam etching are performed to isolate MTJ pillars and expose side surfaces of the MTJ layers. An insulating layer is the applied to protect the side surfaces of the MTJ layers. A second insulating layer is deposited before the device is planarized using chemical mechanical polishing.

Claims (43)

1. A method of manufacturing a magnetic tunnel junction (“MTJ”) device, the method comprising:

depositing a plurality of MTJ layers on a substrate wafer, the plurality of MTJ layers including a reference layer, a barrier layer disposed on the reference layer and a free layer disposed on the barrier layer;

depositing a hard mask above the plurality of MTJ layers;

forming a first photoresist layer on a portion of the hard mask;

etching the hard mask and the plurality of MTJ layers to form an MTJ pillar under the first photoresist layer, wherein the free layer and barrier layer are etched to expose side surfaces of the free layer and the barrier layer of the MTJ structure;

depositing a first insulating layer on the MTJ pillar, on the exposed side surfaces of the free layer and the barrier layer, and on an exposed surface of the reference layer;

etching the MTJ pillar to remove portions of the first insulating layer disposed on horizontal surfaces of the MTJ pillar but leaves portions of the first insulating layer on the exposed side surfaces of the free layer and barrier layer, and to electrically isolate the MTJ pillar from adjacent MTJ pillars; and

planarizing the substrate wafer,

wherein the step of etching the hard mask and the plurality of MTJ layers includes at least one reactive ion etching and at least one ion beam etching, wherein the at least one ion beam etching ends with an ion beam etch at a high ion beam angle.

2. The method of manufacturing according to claim 1 wherein the high ion beam angle is seventy degrees.

3. The method of manufacturing according to claim 1 , wherein the step of etching the MTJ pillar to remove portions of the first insulating layer is performed using ion beam etching.

4. The method of manufacturing according to claim 1 , wherein the step of depositing a plurality of MTJ layers further comprises:

depositing a tantalum nitride capping layer on the free layer; and

depositing a perpendicular polarizer on the tantalum nitride capping layer.

5. The method of manufacturing according to claim 4 , wherein the step of etching the hard mask and the plurality of MTJ layers further comprises:

reactive ion etching the hard mask;

ion beam etching the perpendicular polarizer;

reactive ion etching the tantalum nitride capping layer;

ion beam etching the free layer and the barrier layer, wherein the ion beam etching the free layer and the barrier layer step ends with an ion beam etch at a high ion beam angle.

6. The method of manufacturing according to claim 5 , wherein the free layer comprises a CoFeB thin film, which serves as an etch stop for the reactive ion etching of the tantalum nitride capping layer.

7. The method of manufacturing according to claim 5 , wherein after the step of ion beam etching the perpendicular polarizer, a third insulating layer is conformally deposited on the MTJ pillar.

8. The method of manufacturing according to claim 7 , further comprising etching the MTJ pillar to remove a portion of the third insulating layer that is disposed on horizontal surfaces of the MTJ structure.

9. The method of manufacturing according to claim 1 , wherein the step of etching the MTJ pillar to remove a portion of the first insulating layer comprises applying ion beams at a normal angle relative to the substrate wafer.

10. The method of manufacturing according to claim 1 , further comprising conformally depositing a second insulating layer on the MTJ pillar after the step of ion beam etching the MTJ pillar.

11. The method of manufacturing according to claim 1 , wherein the barrier layer comprises an oxide of magnesium.

12. The method of manufacturing according to claim 5 , further comprising stopping the ion beam etching of the barrier layer using secondary ion mass spectroscopy end point detection.

13. The method of manufacturing according to claim 1 , further comprising forming a second photoresist layer on the first insulating layer on the MTJ pillar before the step of etching the MTJ pillar to remove a portion of the first insulating layer.

14. The method of manufacturing according to claim 13 , wherein the second photoresist layer has a width over the MTJ pillar that is larger than a width of the first photoresist layer.

15. A method of manufacturing a magnetic tunnel junction (“MTJ”) device, the method comprising:

depositing a plurality of MTJ layers on a substrate wafer, the plurality of MTJ layers including a reference layer, a barrier layer disposed on the reference layer and a free layer disposed on the barrier layer;

depositing a hard mask above the plurality of MTJ layers;

forming a first photoresist layer on a portion of the hard mask;

reactive ion etching the hard mask;

ion beam etching the free layer and the barrier layer to expose side surfaces of the free layer and barrier layer, thereby forming an MTJ pillar, wherein the ion beam etching the free layer and the barrier layer step ends with an ion beam etch at a high ion beam angle;

depositing a first insulating layer on the MTJ pillar, on the exposed side surfaces of the free layer and the barrier layer, and on an exposed surface of the reference layer;

etching to electrically isolate at least one MTJ pillar to leave portions of the first insulating layer on the exposed side surfaces of the free layer and barrier layer; and

planarizing the substrate wafer.

16. The method of manufacturing according to claim 15 wherein the high ion beam angle is seventy degrees.

17. The method of manufacturing according to claim 15 wherein the etching at an angle normal relative to the substrate wafer to isolate at least one MTJ pillar step is performed using ion beam etching.

18. The method of manufacturing according to claim 15 , further comprising conformally depositing a third insulating layer after the step of ion beam etching the at least one upper layer.

19. The method of manufacturing according to claim 18 , further comprising a further step of reactive ion etching to remove horizontal surfaces of the third insulating layer.

20. The method of manufacturing according to claim 19 , further comprising coating a second photoresist layer on the first insulating layer on the MTJ pillar before the step of etching at an angle normal relative to the substrate wafer to isolate at least one MTJ pillar.

21. The method of manufacturing according to claim 20 , wherein the second photoresist layer has a width over the MTJ pillar that is larger than a width of the first photoresist layer.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2021
From: SPIN (ASSIGNMENT FOR BENEFIT OF CREDITORS), LLC
To: INTEGRATED SILICON SOLUTION, (CAYMAN) INC.
Reel/Frame 057473/0319 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 20, 2021
From: SPIN MEMORY, INC.
To: SPIN (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC
Reel/Frame 056927/0038 →
CHANGE OF NAME Recorded Jan 15, 2019
From: SPIN TRANSFER TECHNOLOGIES, INC.
To: SPIN MEMORY, INC.
Reel/Frame 048075/0550 →
SECURITY INTEREST Recorded Jun 16, 2017
From: SPIN TRANSFER TECHNOLOGIES, INC.
To: SILICON VALLEY BANK
Reel/Frame 042981/0819 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2016
From: PINARBASI, MUSTAFA
To: SPIN TRANSFER TECHNOLOGIES, INC.
Reel/Frame 037712/0745 →