IP Library Granted Patent US 9,640,515
Granted Patent B2
US 9,640,515 · App. 15/094,087 · Granted May 2, 2017

Multiple die stacking for two or more die

Inventors: Wael Zohni (San Jose, CA); Belgacem Haba (Saratoga, CA)
Assignee: Tessera, Inc.
H01L25/0657H01L23/13H01L23/4951H01L23/49575H01L23/49816H01L24/73H01L25/0652H01L25/105H01L23/3128H01L24/06H01L24/13H01L24/16H01L24/29H01L24/32H01L24/48H01L2224/0401H01L2224/04042H01L2224/05554H01L2224/06135H01L2224/06136H01L2224/06155H01L2224/06156H01L2224/131H01L2224/13005H01L2224/13017H01L2224/13099H01L2224/13111H01L2224/13147H01L2224/16H01L2224/16225H01L2224/291H01L2224/2919H01L2224/29034H01L2224/29191H01L2224/32145H01L2224/32225H01L2224/32245H01L2224/4824H01L2224/4826H01L2224/48227H01L2224/49109H01L2224/49175H01L2224/73203H01L2224/73215H01L2224/73253H01L2224/73265H01L2225/0651H01L2225/06517H01L2225/06558H01L2225/06562H01L2225/06565H01L2225/06586H01L2225/107H01L2225/1023H01L2924/00014H01L2924/01013H01L2924/01029H01L2924/01078H01L2924/01079H01L2924/01087H01L2924/01322H01L2924/07811H01L2924/14H01L2924/15311H01L2924/3011
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,640,515
App. No.
15/094,087
Granted
May 2, 2017
Kind
B2
Abstract

A microelectronic package can include a substrate having first and second opposed surfaces, and first and second microelectronic elements having front surfaces facing the first surface. The substrate can have a plurality of substrate contacts at the first surface and a plurality of terminals at the second surface. Each microelectronic element can have a plurality of element contacts at the front surface thereof. The element contacts can be joined with corresponding ones of the substrate contacts. The front surface of the second microelectronic element can partially overlie a rear surface of the first microelectronic element and can be attached thereto. The element contacts of the first microelectronic element can be arranged in an area array and are flip-chip bonded with a first set of the substrate contacts. The element contacts of the second microelectronic element can be joined with a second set of the substrate contacts by conductive masses.

Claims (35)

1. A module, comprising:

first and second microelectronic elements, each microelectronic element having a front surface defining a plane, a plurality of element contacts at the front surface, and a plurality of edge surfaces extending away from the plane, the planes of the microelectronic elements being parallel to one another, the front surface of the second microelectronic element facing and partially overlying a rear surface of the first microelectronic element and attached thereto, the element contacts of the second microelectronic element projecting in a first direction beyond a first one of the edge surfaces of the first microelectronic element, first and second ones of the edge surfaces of the second microelectronic element extending in a second direction transverse to the first direction, the front surface of the second microelectronic element having a first outer region adjacent the first edge surface, a second outer region adjacent the second edge surface, and a central region disposed between the first and second outer regions, each of the first and second outer regions and the central region having equal width such that the central region extends a middle third of a distance between the first and second edge surfaces, the element contacts of the second microelectronic element disposed in the central region beyond the first edge surface of the first microelectronic element;

an encapsulation region overlying the edge surfaces of each microelectronic element, the encapsulation region having first and second major surfaces and an insertion surface extending between the major surfaces, the first and second major surfaces being parallel to the plane of each microelectronic element, the insertion surface being perpendicular to the plane of each microelectronic element;

a lead assembly on at least the first major surface, the lead assembly having first and second opposed surfaces and first and second gaps extending between the first and second opposed surfaces;

first wire bonds extending through the first gap and coupled to the element contacts of the first microelectronic element, and second wire bonds extending through the second gap and coupled to the element contacts of the second microelectronic element; and

a plurality of module contacts adjacent the insertion surface, the module contacts comprising first surfaces of the lead assembly elements, the element contacts of the first and second microelectronic elements being electrically connected with the module contacts through the lead assembly and the first and second wire bonds.

2. The module as claimed in claim 1 , wherein the front surfaces of the first and second microelectronic elements face the second surfaces of the lead assembly.

3. The module as claimed in claim 1 , wherein the element contacts of the first microelectronic element are exposed within a central region of the front surface of the first microelectronic element.

4. The module as claimed in claim 1 , wherein at least one of the first and second microelectronic elements includes a memory storage element.

5. The module as claimed in claim 1 , further comprising a plurality of third microelectronic elements, wherein element contacts of each third microelectronic element are electrically connected to the module contacts.

6. The module as claimed in claim 1 , wherein the module contacts are at the first major surface and are configured to mate with corresponding contacts of a socket.

7. A module, comprising:

first and second microelectronic elements, each microelectronic element having a front surface defining a plane, a plurality of element contacts at the front surface, and a plurality of edge surfaces extending away from the plane, the planes of the microelectronic elements being parallel to one another, the front surface of the second microelectronic element facing and partially overlying a rear surface of the first microelectronic element and attached thereto, the element contacts of the second microelectronic element projecting in a first direction beyond a first one of the edge surfaces of the first microelectronic element, first and second ones of the edge surfaces of the second microelectronic element extending in a second direction transverse to the first direction, the front surface of the second microelectronic element having a first outer region adjacent the first edge surface, a second outer region adjacent the second edge surface, and a central region disposed between the first and second outer regions, each of the first and second outer regions and the central region having equal width such that the central region extends a middle third of a distance between the first and second edge surfaces, the element contacts of the second microelectronic element disposed in the central region beyond the first edge surface of the first microelectronic element;

a module card having first and second surfaces and an insertion surface extending between the first and second surfaces, the first and second surfaces being parallel to the plane of each microelectronic element, the insertion surface being perpendicular to the plane of each microelectronic element, the front surfaces of the microelectronic elements facing the first surface of the module card, the module card having first and second apertures each extending between the first and second surfaces;

first wire bonds extending through the first aperture and coupled to the element contacts of the first microelectronic element, and second wire bonds extending through the second aperture and coupled to the element contacts of the second microelectronic element; and

a plurality of module contacts adjacent the insertion surface, the element contacts of the first and second microelectronic elements being electrically connected with the module contacts through the first and second wire bonds.

8. The module as claimed in claim 7 , wherein the module contacts are at the first surface of the module card and are configured to mate with corresponding contacts of a socket.

9. A microelectronic assembly, comprising:

a substrate having first and second opposite surfaces and substrate contacts adjacent the first surface thereof; and

a module mounted to the substrate, the module including:

first and second microelectronic elements, each microelectronic element having a front surface defining a plane, a plurality of element contacts at the front surface, and a plurality of edge surfaces extending away from the plane, the planes of the microelectronic elements being parallel to one another, the front surface of the second microelectronic element facing and partially overlying a rear surface of the first microelectronic element and attached thereto, the element contacts of the second microelectronic element projecting in a first direction beyond a first one of the edge surfaces of the first microelectronic element, first and second ones of the edge surfaces of the second microelectronic element extending in a second direction transverse to the first direction, the front surface of the second microelectronic element having a first outer region adjacent the first edge surface, a second outer region adjacent the second edge surface, and a central region disposed between the first and second outer regions, each of the first and second outer regions and the central region having equal width such that the central region extends a middle third of a distance between the first and second edge surfaces, the element contacts of the second microelectronic element disposed in the central region beyond the first edge surface of the first microelectronic element;

an encapsulation region overlying the edge surfaces of each microelectronic element, the encapsulation region having first and second major surfaces and an insertion surface extending between the major surfaces, the first and second major surfaces being parallel to the plane of each microelectronic element, the insertion surface being perpendicular to the plane of each microelectronic element;

a lead assembly on at least the first major surface, the lead assembly having first and second opposed surfaces and first and second gaps extending between the first and second opposed surfaces;

first wire bonds extending through the first gap and coupled to the element contacts of the first microelectronic element, and second wire bonds extending through the second gap and coupled to the element contacts of the second microelectronic element; and

a plurality of module contacts adjacent the insertion surface, the module contacts comprising first surfaces of the lead assembly elements, the element contacts of the first and second microelectronic elements being electrically connected with the module contacts through the lead assembly and the first and second wire bonds,

wherein the planes of the first and second microelectronic elements are perpendicular to the first surface of the substrate, and at least some of the module contacts are electrically coupled with the substrate contacts.

10. The microelectronic assembly as claimed in claim 9 , wherein the substrate is a circuit panel, and the substrate contacts are disposed within a socket adjacent the first surface of the circuit panel.

11. The microelectronic assembly as claimed in claim 9 , wherein the front surfaces of the first and second microelectronic elements face the second surface of the lead assembly.

12. The microelectronic assembly as claimed in claim 9 , wherein the element contacts of the first microelectronic element are exposed within a central region of the front surface of the first microelectronic element.

13. The microelectronic assembly as claimed in claim 9 , wherein at least one of the first and second microelectronic elements includes a memory storage element.

14. The microelectronic assembly as claimed in claim 9 , further comprising a plurality of third microelectronic elements, wherein element contacts of each third microelectronic element are electrically connected to the module contacts.

15. The module as claimed in claim 7 , wherein the front surfaces of the first and second microelectronic elements face the second surface of the module card.

16. The module as claimed in claim 7 , wherein the element contacts of the first microelectronic element are exposed within a central region of the front surface of the first microelectronic element.

17. The module as claimed in claim 7 , wherein at least one of the first and second microelectronic elements includes a memory storage element.

18. The module as claimed in claim 7 , further comprising a plurality of third microelectronic elements, wherein element contacts of each third microelectronic element are electrically connected to the module contacts.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: ROYAL BANK OF CANADA
To: TESSERA, INC.; INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.); FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS); INVENSAS CORPORATION; TESSERA ADVANCED TECHNOLOGIES, INC; DTS, INC.; DTS LLC; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
Reel/Frame 052920/0001 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
SECURITY INTEREST Recorded Dec 2, 2016
From: INVENSAS CORPORATION; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; ZIPTRONIX, INC.; DIGITALOPTICS CORPORATION; DIGITALOPTICS CORPORATION MEMS; DTS, LLC; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 040797/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 8, 2016
From: ZOHNI, WAEL; HABA, BELGACEM
To: TESSERA, INC.
Reel/Frame 038229/0332 →
Continuity (5)
Continuation 14617236 · Feb 9, 2015
Continuation 13658401 · Oct 23, 2012
Continuation In Part 13306203 · Nov 29, 2011
Provisional Application 61477820 · Apr 21, 2011
Related Publication 20160225746A1 · Aug 4, 2016