IP Library Granted Patent US 10,418,450
Granted Patent B2
US 10,418,450 · App. 15/136,238 · Granted Sep 17, 2019

Self aligned replacement metal source/drain finFET

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,418,450
App. No.
15/136,238
Granted
Sep 17, 2019
Kind
B2
Abstract

A fin-shaped field effect transistor (finFET) device comprising includes a substrate, an insulating layer displaced over the substrate, and a fin. The device also includes a gate formed over the fin, the gate including: a gate stack; and a high-k dielectric on opposing side of the gate stack. The device further includes metallic source and drain regions formed over the fin and on opposing sides of the gate.

Claims (9)

1. A fin-shaped field effect transistor (finFET) device comprising:

a substrate;

an insulating layer displaced over the substrate;

a fin having doped regions comprising an annealed dopant lining vertical sidewalls of the fin and surfaces of the substrate;

a silicide layer covering the doped regions lining the vertical sidewalls of the fin and the surfaces of the substrate;

a gate formed over the fin, the gate comprising a gate stack, a discrete inner layer dielectric deposited on opposing sides of the gate stack, a discrete high-k dielectric deposited on the inner layer dielectric, a sidewall spacer arranged on the discrete high-k dielectric, the doped regions having a top surface that is arranged beneath the sidewall spacer;

an interlayer dielectric (ILD) formed on the insulating layer; and

metallic source and drain regions, each formed in a recess in the ILD and each directly covering a top surface and the vertical sidewalls of the fin, the metallic source and drain regions on opposing sides of the gate and arranged in contact with the sidewall spacer of the gate.

2. The finFET device of claim 1 , wherein the insulating layer is a shallow trench isolation layer and the fin is formed by an extension of the substrate that extends above an upper surface of the shallow trench isolation layer.

Assignments (5)
CHANGE OF NAME Recorded Sep 27, 2024
From: TESSERA LLC
To: ADEIA SEMICONDUCTOR SOLUTIONS LLC
Reel/Frame 069067/0454 →
CERTIFICATE OF CONVERSION & CHANGE OF NAME Recorded Oct 7, 2022
From: TESSERA, INC.
To: TESSERA LLC
Reel/Frame 061623/0936 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA, INC.
Reel/Frame 051489/0557 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 22, 2016
From: ALPTEKIN, EMRE; ROBISON, ROBERT R.; VEGA, REINALDO A.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 038356/0944 →