IP Library Granted Patent US 9,620,622
Granted Patent B2
US 9,620,622 · App. 15/189,579 · Granted Apr 11, 2017

Replacement metal gate dielectric cap

Inventors: Damon B. Farmer (White Plains, NY); Michael A. Guillorn (Cold Springs, NY); Balasubramanian Pranatharthiharan (Watervliet, NY); George S. Tulevski (Croton-on-Hudson, NY)
Assignee: International Business Machines Corporation
H01L29/66545H01L21/02172H01L21/28247H01L21/31051H01L21/31133H01L21/31144H01L21/32136H01L21/76802H01L21/76829H01L21/76834H01L21/76897H01L29/401H01L29/41775H01L29/66795H01L29/78H01L29/517
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,620,622
App. No.
15/189,579
Granted
Apr 11, 2017
Kind
B2
Abstract

A method for manufacturing a field effect transistor includes chelating a molecular mask to a replacement metal gate in a field effect transistor. The method may further include forming a patterned dielectric layer on a bulk dielectric material and a gate dielectric barrier in one or more deposition steps. The method may include removing the molecular mask and exposing part of the gate dielectric barrier before depositing a dielectric cap that touches the gate dielectric barrier and the replacement metal gate.

Claims (9)

1. A method of manufacturing a field effect transistor, comprising:

chelating a molecular mask to a replacement metal gate in the field effect transistor;

forming, using the molecular mask to protect the replacement metal gate, a patterned dielectric layer on a bulk dielectric and gate dielectric barrier;

exposing a region of the gate dielectric barrier;

depositing a dielectric cap to touch the gate dielectric barrier and the replacement metal gate; and

creating a contact opening to expose a semiconducting substrate next to the field effect transistor.

2. The method of claim 1 where the gate dielectric barrier is selected from a group consisting of a gate oxide and a spacer.

3. The method of claim 1 , further comprising:

planarizing the dielectric cap to expose the patterned dielectric layer.

Assignments (5)
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA, INC.
To: TESSERA LLC
Reel/Frame 073658/0462 →
CHANGE OF NAME Recorded Nov 21, 2025
From: TESSERA LLC
To: ADEIA SEMICONDUCTOR SOLUTIONS LLC
Reel/Frame 073658/0849 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA, INC.
Reel/Frame 051489/0557 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2016
From: FARMER, DAMON B.; GUILLORN, MICHAEL A.; PRANATHARTHIHARAN, BALASUBRAMANIAN; TULEVSKI, GEORGE S.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 038986/0766 →
Continuity (2)
Division 14551322 · Nov 24, 2014
Related Publication 20160308026A1 · Oct 20, 2016