IP Library Granted Patent US 9,704,966
Granted Patent B1
US 9,704,966 · App. 15/218,318 · Granted Jul 11, 2017

Fin-based RF diodes

Inventor: Jagar Singh (Clifton Park, NY)
Assignee: GLOBALFOUNDRIES INC.
H01L29/6609H01L21/26513H01L21/76224H01L27/0814H01L29/0649H01L29/861
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,704,966
App. No.
15/218,318
Granted
Jul 11, 2017
Kind
B1
Abstract

Methods for forming a fin-based RF diode with improved performance characteristics and the resulting devices are disclosed. Embodiments include forming fins over a substrate, separated from each other, each fin having a lower portion and an upper portion; forming STI regions over the substrate, between the lower portions of adjacent fins; implanting the lower portion of each fin with a first-type dopant; implanting the upper portion of each fin, above the STI region, with the first-type dopant; forming a junction region around a depletion region and along exposed sidewalls and a top surface of the upper portion of each fin; and forming a contact on exposed sidewalls and a top surface of each junction region.

Claims (35)

1. A method comprising:

forming fins over a substrate, separated from each other, each fin having a lower portion and an upper portion;

forming shallow trench isolation (STI) regions over the substrate, between the lower portions of adjacent fins;

implanting the lower portion of each fin with a first-type dopant;

implanting the upper portion of each fin, above the STI region, with the first-type dopant;

forming a junction region around a depletion region and along exposed sidewalls and a top surface of the upper portion of each fin; and

forming a contact on exposed sidewalls and a top surface of each junction region,

wherein the lower portion of each fin is implanted to a higher concentration level of the first-type dopant than the upper portion of each fin.

2. The method according to claim 1 , wherein the first-type dopant comprises a p-type dopant.

3. The method according to claim 1 , comprising:

forming the junction region by plasma doping or with an energy of 0.1 to 0.5 KeV.

4. The method according to claim 1 , comprising:

forming the upper portion of each fin with a top surface narrower than a bottom surface.

5. The method according to claim 4 , comprising:

forming an active depletion region between the depletion region and the lower portion of each fin.

6. The method according to claim 1 , comprising:

increasing a forward current capacity by increasing a concentration level of dopant in the junction region.

7. The method according to claim 1 , comprising:

increasing a forward current capacity by increasing an area of the junction region.

8. The method according to claim 1 , comprising:

forming the junction region by implanting the exposed sidewalls and the top surface of each fin with a diode cathode dopant.

9. The method according to claim 1 , comprising:

forming a layer of silicide material on the exposed sidewalls and the top surface of each fin for forming the junction region.

10. The method according to claim 1 , comprising:

reducing a charge capacitance in the depletion region by reducing a size of the depletion region.

11. A method comprising:

forming fins over a substrate, separated from each other, each fin having a lower portion and an upper portion, wherein a top surface of the upper portion is narrower than a bottom surface;

forming shallow trench isolation (STI) regions over the substrate, between the lower portions of adjacent fins;

implanting the upper portion of each fin, above the STI region, with a p-type dopant;

implanting the lower portion of each fin with the p-type dopant to a higher concentration level than the upper portion of each fin;

forming a junction region around a depletion region and along exposed sidewalls and a top surface of the upper portion of each fin by implanting the exposed sidewalls and the top surface of each fin with an n-type dopant or by forming a layer of silicide material on the exposed sidewalls and the top surface of each fin;

forming an active depletion region between the depletion region and the lower portion of each fin; and

forming a contact on a top surface of each junction region.

12. The method according to claim 11 , comprising:

increasing a forward current capacity by increasing a concentration level of the n-type dopant or by increasing an area of the junction region.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded May 12, 2021
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 056987/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 20, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES INC.
Reel/Frame 054636/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2020
From: GLOBALFOUNDRIES INC.
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 054633/0001 →
SECURITY AGREEMENT Recorded Nov 29, 2018
From: GLOBALFOUNDRIES INC.
To: WILMINGTON TRUST, NATIONAL ASSOCIATION
Reel/Frame 049490/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 25, 2016
From: SINGH, JAGAR
To: GLOBALFOUNDRIES INC.
Reel/Frame 039245/0036 →