IP Library Granted Patent US 10,153,017
Granted Patent B2
US 10,153,017 · App. 15/264,847 · Granted Dec 11, 2018

Method for sensing memory element coupled to selector device

Inventors: Hongxin Yang (Newark, CA); Xiaobin Wang (Fremont, CA); Jing Zhang (Los Altos, CA); Xiaojie Hao (Fremont, CA); Zihui Wang (Milpitas, CA); Kimihiro Satoh (Fremont, CA)
Assignee: Avalanche Technology, Inc.
G11C11/1673G11C11/161G11C11/1659H01L27/224H01L43/02
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,153,017
App. No.
15/264,847
Granted
Dec 11, 2018
Kind
B2
Abstract

The present invention is directed to a method for sensing the resistance state of a memory cell that includes an MTJ memory element coupled to a two-terminal selector element in series. The method includes the steps of raising a cell voltage across the memory cell above a threshold voltage for the selector element to become conductive; decreasing the cell voltage to a first sensing voltage and measuring a first sensing current passing through the memory cell, the selector element being nominally conductive irrespective of the resistance state of the MTJ memory element at the first sensing voltage; and further decreasing the cell voltage to a second sensing voltage and measuring a second sensing current, the selector element being nominally conductive if the MTJ memory element is in the low resistance state or nominally insulative if the MTJ memory element is in the high resistance state at the second sensing voltage.

Claims (34)

1. A method for sensing a resistance state of a magnetic tunnel junction (MTJ) memory element in a magnetic memory cell that further includes a two-terminal selector element coupled to the MTJ memory element in series, the MTJ memory element having a high resistance mode and a low resistance mode, the two-terminal selector element having an on-state that is conductive and an off-state that is insulative, the method comprising the steps of:

turning on the selector element by raising a cell voltage across the magnetic memory cell above a threshold voltage for the selector element to become conductive;

decreasing the cell voltage to a first sensing voltage and measuring a first sensing current passing through the magnetic memory cell, the two-terminal selector element being conductive irrespective of the resistance state of the MTJ memory element at the first sensing voltage; and

further decreasing the cell voltage to a second sensing voltage and measuring a second sensing current passing through the magnetic memory cell, the two-terminal selector element being conductive if the MTJ memory element is in the low resistance mode or insulative if the MTJ memory element is in the high resistance mode at the second sensing voltage, calculating a difference between the first sensing current and the second sensing current;

comparing the difference to a reference value;

concluding the MTJ memory element is in the high resistance mode if the difference is greater than the reference value; and

concluding the MTJ memory element is in the low resistance mode if the difference is less than the reference value.

2. A method for sensing a resistance state of a magnetic tunnel junction (MTJ) memory element in a magnetic memory cell that further includes a two-terminal selector element coupled to the MTJ memory element in series, the MTJ memory element having a high resistance mode and a low resistance mode, the two-terminal selector element having an on-state that is conductive and an off-state that is insulative, the method comprising the steps of:

turning on the selector element by raising a cell voltage across the magnetic memory cell above a threshold voltage for the selector element to become conductive;

decreasing the cell voltage to a first sensing voltage and measuring a first sensing current passing through the magnetic memory cell, the two-terminal selector element being conductive irrespective of the resistance state of the MTJ memory element at the first sensing voltage; and

further decreasing the cell voltage to a second sensing voltage and measuring a second sensing current passing through the magnetic memory cell, the two-terminal selector element being conductive if the MTJ memory element is in the low resistance mode or insulative if the MTJ memory element is in the high resistance mode at the second sensing voltage, calculating a slope between a first point defined by the first sensing voltage and the first sensing current and a second point defined by the second sensing voltage and the second sensing current;

comparing the slope to a reference slope value;

concluding the MTJ memory element is in the high resistance mode if the slope is greater than the reference slope value; and

concluding the MTJ memory element is in the low resistance mode if the slope is less than the reference slope value.

3. The method claim 1 , further comprising the step of measuring a third sensing current at a third sensing voltage between the first and second sensing voltages.

4. The method claim 1 , further comprising the steps of measuring multiple sensing currents at multiple sensing voltage between the first and second sensing voltages.

5. The method of claim 1 , wherein a resistance ratio of the high resistance mode to the low resistance mode of the MTJ memory element is between 2 to 4.

6. The method of claim 1 , wherein a resistance ratio of the high resistance mode to the low resistance mode of the MTJ memory element is between 1.5 to 5.

7. The method of claim 1 , wherein the MTJ memory element includes:

a magnetic free layer having a variable magnetization direction perpendicular to a layer plane thereof;

a magnetic reference layer having a first invariable magnetization direction perpendicular to a layer plane thereof;

a tunnel junction layer interposed between the magnetic free layer and the magnetic reference layer;

a magnetic fixed layer having a second invariable magnetization direction opposite to the first invariable magnetization direction; and

an anti-ferromagnetic coupling layer interposed between the magnetic reference layer and the magnetic fixed layer.

8. The method claim 2 , further comprising the step of measuring a third sensing current at a third sensing voltage between the first and second sensing voltages.

9. The method claim 2 , further comprising the steps of measuring multiple sensing currents at multiple sensing voltage between the first and second sensing voltages.

10. The method of claim 2 , wherein a resistance ratio of the high resistance mode to the low resistance mode of the MTJ memory element is between 2 to 4.

11. The method of claim 2 , wherein a resistance ratio of the high resistance mode to the low resistance mode of the MTJ memory element is between 1.5 to 5.

12. The method of claim 2 , wherein the MTJ memory element includes:

a magnetic free layer having a variable magnetization direction perpendicular to a layer plane thereof;

a magnetic reference layer having a first invariable magnetization direction perpendicular to a layer plane thereof;

a tunnel junction layer interposed between the magnetic free layer and the magnetic reference layer;

a magnetic fixed layer having a second invariable magnetization direction opposite to the first invariable magnetization direction; and

an anti-ferromagnetic coupling layer interposed between the magnetic reference layer and the magnetic fixed layer.

Assignments (7)
SECURITY INTEREST Recorded Mar 18, 2022
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 059436/0203 →
SECURITY INTEREST Recorded Apr 19, 2021
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 057213/0050 →
SECURITY INTEREST Recorded Apr 19, 2021
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 057217/0674 →
SECURITY INTEREST Recorded Jul 8, 2020
From: AVALANCHE TECHNOLOGY, INC.
To: SILICON VALLEY BANK
Reel/Frame 053156/0223 →
SECURITY INTEREST Recorded Feb 13, 2020
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 051930/0396 →
SECURITY INTEREST Recorded Apr 18, 2017
From: AVALANCHE TECHNOLOGY, INC.
To: STRUCTURED ALPHA LP
Reel/Frame 042273/0813 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2016
From: YANG, HONGXIN; WANG, XIAOBIN; ZHANG, JING; HAO, XIAOJIE; WANG, ZIHUI; SATOH, KIMIHIRO
To: AVALANCHE TECHNOLOGY, INC.
Reel/Frame 040027/0704 →
Continuity (1)
Related Publication 20180075891A1 · Mar 15, 2018