IP Library Granted Patent US 10,152,414
Granted Patent B2
US 10,152,414 · App. 15/355,621 · Granted Dec 11, 2018

Line termination methods

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,152,414
App. No.
15/355,621
Granted
Dec 11, 2018
Kind
B2
Abstract

Methods for termination of signal lines within a memory system include appointing a particular memory device of a plurality of memory devices to act as a termination device during a memory device operation on a memory device of the plurality of memory devices corresponding to a particular address of the memory system, wherein appointing the particular memory device to act as a termination device comprises storing termination information in the particular memory device corresponding to the particular address.

Claims (11)

1. A method of operating a memory system comprising a plurality of memory devices, the method comprising:

appointing a particular memory device of the plurality of memory devices to act as a termination device during a memory device operation on a memory device of the plurality of memory devices corresponding to a particular address of the memory system, comprising storing termination information, corresponding to the particular address, in the particular memory device; and

in response to subsequently receiving the particular address at the particular memory, adjusting an input impedance of a node of the particular memory device responsive to the stored termination information.

2. The method of claim 1 , wherein storing the termination information in the particular memory device further comprises storing address information corresponding to a plurality of addresses of the memory system including the particular address, and storing a termination value associated with the address information.

3. The method of claim 2 , wherein storing the address information corresponding to the plurality of addresses of the memory system comprises storing the address information corresponding to a range of addresses of the memory system.

4. The method of claim 1 , wherein storing the termination information in the particular memory device further comprises storing address information corresponding to a plurality of addresses of the memory system including the particular address, and storing a termination value associated with each address of the plurality of addresses.

5. The method of claim 1 , wherein storing the termination information in the particular memory device further comprises storing the particular address and storing a termination value associated with the particular address.

6. The method of claim 1 , further comprising:

appointing the particular memory device to act as a termination device during a memory device operation on a memory device of the plurality of memory devices corresponding to a different address of the memory system;

wherein appointing the particular memory device to act as a termination device during a memory device operation on the memory device corresponding to the different address comprises storing termination information, corresponding to the different address, in the particular memory device.

7. The method of claim 1 , wherein appointing the particular memory device to act as a termination device during a memory device operation on the memory device corresponding to particular address comprises appointing one or more memory packages of a plurality of memory packages of the particular memory device to act as termination devices during a memory device operation on the memory device corresponding to the particular address, and wherein appointing the one or more memory packages of the plurality of memory packages to act as termination devices during a memory device operation on the memory device corresponding to the particular address of the memory system comprises storing termination information corresponding to the particular address to each of the one or more memory packages.

Assignments (5)
CONFIRMATORY LICENSE Recorded Oct 23, 2023
From: MICRON TECHNOLOGY, INC.
To: LODESTAR LICENSING GROUP LLC
Reel/Frame 065313/0397 →
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050695/0825 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
SUPPLEMENT NO. 3 TO PATENT SECURITY AGREEMENT Recorded Feb 10, 2017
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041675/0105 →