IP Library Granted Patent US 9,922,885
Granted Patent B1
US 9,922,885 · App. 15/365,126 · Granted Mar 20, 2018

Semiconductor devices comprising nitrogen-doped gate dielectric

Inventor: Yoshikazu Moriwaki (Higashihiroshima, JP)
Assignee: Micron Technology, Inc.
H01L21/823857H01L21/823842H01L27/092H01L21/28158H01L21/31155H01L29/49H01L29/513H01L29/517H01L29/518
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,922,885
App. No.
15/365,126
Filed
Nov 30, 2016
Granted
Mar 20, 2018
Kind
B1
Art Unit
2896
USPC
257/369
Abstract

Some embodiments include semiconductor devices having first transistors of a first channel type and having second transistors of a second channel type. The first transistors include a first gate electrode, a first nitrogen-doped gate dielectric layer and a first high-k material. The second transistors include a second gate electrode, a second nitrogen-doped gate dielectric layer and a second high-k material. The second nitrogen-doped gate dielectric layer is doped with nitrogen to a different peak concentration than the first nitrogen-doped gate dielectric layer. Some embodiments include methods of forming PMOS and NMOS transistors having nitrogen-doped gate dielectric material.

Claims (6)

1. A semiconductor device comprising:

a PMOS transistor having a first nitrogen-doped gate dielectric layer doped with nitrogen to a first concentration;

an NMOS transistor having a second nitrogen-doped gate dielectric layer doped with nitrogen to a second concentration; wherein the second concentration is at least about 30% greater than the first concentration;

wherein the first and second nitrogen-doped gate dielectric layers both comprise silicon oxide; and

wherein the PMOS transistor comprises a first oxide and a second oxide over the first nitrogen-doped gate dielectric layer, and comprises a metal-containing composition over the second oxide; and wherein the NMOS transistor comprises the same metal-containing composition as the PMOS transistor, and comprises only first oxide between the metal-containing composition and the second nitrogen-doped gate dielectric layer.

2. The semiconductor device according to claim 1 , wherein the metal-containing composition is a metal nitride, the first oxide is hafnium oxide and the second oxide is aluminum oxide.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050695/0825 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
SUPPLEMENT NO. 3 TO PATENT SECURITY AGREEMENT Recorded Feb 10, 2017
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041675/0105 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2016
From: MORIWAKI, YOSHIKAZU
To: MICRON TECHNOLOGY, INC.
Reel/Frame 040479/0347 →