IP Library Granted Patent US 10,097,208
Granted Patent B2
US 10,097,208 · App. 15/456,648 · Granted Oct 9, 2018

Error locator polynomial decoder method

Inventors: Ishai Ilani (Dolev, IL); Idan Alrod (Herzliya, IL)
Assignee: Western Digital Technologies, Inc.
H03M13/153G06F11/1068G11C29/52H03M13/1575H03M13/617
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,097,208
App. No.
15/456,648
Granted
Oct 9, 2018
Kind
B2
Abstract

A decoder includes an error locator polynomial generator circuit configured to determine, during a first cycle of a clock signal, a first value of a parameter. The first value of the parameter is associated with a first iteration of a decode operation and is based on a value of an error locator polynomial associated with a prior iteration of the decode operation. The error locator polynomial generator circuit is further configured to determine, during a second cycle of the clock signal that sequentially follows the first cycle or during a third cycle of the clock signal that sequentially follows the second cycle, an adjusted value of the error locator polynomial. The adjusted value of the error locator polynomial is associated with a second iteration of the decode operation and is based on the first value of the parameter.

Claims (31)

1. An apparatus comprising:

an interface configured to receive a representation of a codeword; and

a decoder coupled to the interface and configured to perform a decode operation to decode the representation of the codeword, the decoder comprising:

an error locator polynomial generator circuit configured to determine, during a first cycle of a clock signal, a first value of a parameter associated with a first iteration of the decode operation and based on a value of an error locator polynomial associated with a prior iteration of the decode operation,

wherein the error locator polynomial generator circuit is further configured to determine, during a second cycle of the clock signal that sequentially follows the first cycle or during a third cycle of the clock signal that sequentially follows the second cycle, an adjusted value of the error locator polynomial associated with a second iteration of the decode operation and based on the first value of the parameter.

2. The apparatus of claim 1 , wherein the error locator polynomial generator circuit is further configured to determine a second value of the parameter during the second cycle and to determine the adjusted value of the error locator polynomial based on the second value of the parameter and during the third cycle.

3. The apparatus of claim 1 , wherein the error locator polynomial generator circuit is further configured to determine the adjusted value of the error locator polynomial during the second cycle.

4. The apparatus of claim 3 , further comprising a three-input multiplier of the error locator polynomial generator circuit, the three-input multiplier configured to determine the adjusted value of the error locator polynomial during the second cycle.

5. The apparatus of claim 1 , wherein the error locator polynomial generator circuit is further configured to determine the adjusted value of the error locator polynomial in accordance with a Berlekamp-Massey (BM) technique using the first iteration and the second iteration.

6. The apparatus of claim 1 , further comprising a syndrome generator circuit of the decoder, the syndrome generator circuit coupled to an input of the error locator polynomial generator circuit and configured to determine a syndrome polynomial based on the representation of the codeword.

7. The apparatus of claim 6 , wherein the error locator polynomial generator circuit is further configured to determine, during the first cycle and based on the syndrome polynomial, a first auxiliary parameter and a second auxiliary parameter.

8. The apparatus of claim 7 , wherein the error locator polynomial generator circuit is further configured to determine the adjusted value of the error locator polynomial based on the first auxiliary parameter and the second auxiliary parameter.

9. The apparatus of claim 1 , further comprising an error corrector circuit of the decoder, the error corrector circuit coupled to an output of the error locator polynomial generator circuit and configured to identify one or more error locations of the representation of the codeword based on the adjusted value of the error locator polynomial.

10. The apparatus of claim 1 , further comprising:

a controller that includes the interface and the decoder; and

a non-volatile memory coupled to the controller.

11. A method comprising:

initiating a decoding process at an error correction device to error correct data;

during a first cycle of a clock signal, determining a first value of an error locator polynomial adjustment parameter associated with a first iteration of the decoding process and based on a value of an error locator polynomial associated with a prior iteration of the decoding process; and

during a second cycle of the clock signal that sequentially follows the first cycle or during a third cycle of the clock signal that sequentially follows the second cycle, determining an adjusted value of the error locator polynomial associated with a second iteration of the decoding process and based on the first value of the error locator polynomial adjustment parameter.

12. The method of claim 11 , further comprising determining a syndrome polynomial.

13. The method of claim 12 , further comprising determining, during the first cycle and based on the syndrome polynomial, a first auxiliary parameter and a second auxiliary parameter.

14. The method of claim 13 , wherein the adjusted value of the error locator polynomial is determined further based on the first auxiliary parameter and the second auxiliary parameter.

15. The method of claim 11 , further comprising identifying one or more error locations of the data based on the adjusted value of the error locator polynomial.

16. The method of claim 15 , wherein the one or more error locations are identified using a Chien search technique.

17. The method of claim 11 , wherein the parameter corresponds to a particular value of an error locator polynomial adjustment parameter, and further comprising, during a particular iteration of the decoding process preceding the first iteration, determining the parameter based on the first value of the error locator polynomial.

18. An apparatus comprising:

means for receiving a representation of a codeword; and

means for determining, during a first cycle of a clock signal, a first value of a parameter associated with a first iteration of a decode operation to decode the representation of the codeword and based on a value of an error locator polynomial associated with a prior iteration of the decode operation and for determining, during a second cycle of the clock signal that sequentially follows the first cycle or during a third cycle of the clock signal that sequentially follows the second cycle, an adjusted value of the error locator polynomial associated with a second iteration of the decode operation and based on the first value of the parameter.

19. The apparatus of claim 18 , further comprising means for determining a syndrome polynomial associated with the representation of the codeword, wherein the means for determining the first value is configured to determine the adjusted value of the error locator polynomial further based on the syndrome polynomial.

20. The apparatus of claim 18 , further comprising means for identifying one or more error locations of the representation of the codeword based on the adjusted value of the error locator polynomial.

Assignments (10)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
RELEASE OF SECURITY INTEREST AT REEL 052915 FRAME 0566 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059127/0001 →
SECURITY INTEREST Recorded Feb 6, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 052915/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 10, 2017
From: ILANI, ISHAI; ALROD, IDAN
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 044166/0867 →
Continuity (5)
Continuation In Part 15343866 · Nov 4, 2016
Continuation In Part 15373313 · Dec 8, 2016
Continuation In Part 14963025 · Dec 8, 2015
Provisional Application 62192513 · Jul 14, 2015
Related Publication 20170187391A1 · Jun 29, 2017