IP Library Granted Patent US 10,283,608
Granted Patent B2
US 10,283,608 · App. 15/461,634 · Granted May 7, 2019

Low resistance contacts to source or drain region of transistor

Inventors: Xunyuan Zhang (Albany, NY); Frank Mont (Troy, NY); Mark Raymond (Latham, NY); Chengyu Niu (Niskayuna, NY)
Assignee: GLOBALFOUNDRIES INC.
H01L29/45H01L21/28008H01L21/2855H01L21/28518H01L21/28568H01L21/76802H01L21/76846H01L21/76877H01L21/76889H01L29/0847H01L29/41783H01L29/665H01L29/66795H01L29/7851
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,283,608
App. No.
15/461,634
Granted
May 7, 2019
Kind
B2
Abstract

A conductive source/drain contact is formed within a trench overlying a raised epitaxial source/drain junction. The conductive contact includes a conductive liner and a conductive fill material formed directly over the conductive liner. The conductive fill material is selected from a platinum group metal such as ruthenium. The conductive liner may be directionally deposited into the trench and is adapted to form a metal silicide in situ through a reaction with the epitaxial layer.

Claims (22)

1. A method of forming a semiconductor device, comprising:

forming a gate structure on a channel portion of a semiconductor fin, wherein a source region and a drain region are present on opposing sides of the channel portion;

forming an epitaxial layer over the source region and the drain region: forming a dielectric layer over the gate structure:

forming a trench extending through the dielectric layer to an exposed surface of at least one of the source region or the drain region;

forming a single metal liner over sidewalls of the trench and over the at least one of the source region or the drain region, such that the single metal liner continuously contacts each of the sidewalls of the trench and one of the source region or the drain region, wherein the single metal liner includes a metal silicide-forming metal; and

forming a conductive fill material over the single metal liner and filling the trench, such that the conductive fill material continuously contacts the single metal liner, wherein the single metal liner physically separates the conductive fill material from the sidewalls of the trench and one of the source region or the drain region, and wherein the conductive fill material comprises a platinum group metal.

2. The method of claim 1 , wherein the single metal liner comprises titanium and the conductive fill material comprises ruthenium.

3. The method of claim 1 , wherein forming the single metal liner comprises physical vapor deposition.

4. The method of claim 1 , wherein the single metal liner is formed directly over the at least one of the source region or the drain region.

5. The method of claim 1 , wherein a ratio of a thickness of the single metal liner over the at least one of the source region or the drain region to a thickness of the single metal liner over the sidewalls of the trench is from 2 to 10.

6. A method of forming a semiconductor device, comprising:

forming a gate structure on a channel portion of a semiconductor fin, wherein a source region and a drain region are present on opposing sides of the channel portion;

forming an epitaxial layer over the source region and the drain region: forming a dielectric layer over the gate structure:

forming a trench extending through the dielectric layer to an exposed surface of at least one of the source region or the drain region;

forming a metal liner over sidewalls of the trench and over the at least one of the source region or the drain region, such that the metal liner continuously contacts each of the sidewalls of the trench and the source region or the drain region, wherein the metal liner includes a metal silicide-forming metal;

forming a barrier layer on exposed surfaces of the metal liner with a downward directional deposition, wherein the barrier layer includes a lower portion having a first thickness and an upper portion having a second thickness, the second thickness being less than the first thickness; and

forming a conductive fill material over the metal liner and filling the trench, such that the conductive fill material continuously contacts the barrier layer, wherein the barrier layer physically separates the conductive fill material from the metal liner, and wherein the conductive fill material comprises a platinum group metal.

7. The method of claim 6 , wherein the barrier layer comprises titanium nitride (TiN).

8. The method of claim 7 , wherein the metal liner comprises titanium (Ti) and the conductive fill material comprises ruthenium (Ru).

9. The method of claim 6 , wherein forming the metal liner comprises physical vapor deposition.

10. The method of claim 6 , wherein the metal liner is formed directly over one of the source region or the drain region, and wherein the metal liner physically separates the barrier layer from the source region or the drain region.

11. The method of claim 6 , wherein a ratio of the first thickness of the lower portion of the barrier layer to the thickness of the upper portion of the barrier layer is from approximately 2 to approximately 10.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded May 12, 2021
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 056987/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2020
From: GLOBALFOUNDRIES INC.
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 054633/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 17, 2017
From: ZHANG, XUNYUAN; MONT, FRANK; RAYMOND, MARK; NIU, CHENGYU
To: GLOBALFOUNDRIES INC.
Reel/Frame 041606/0057 →
Continuity (1)
Related Publication 20180269297A1 · Sep 20, 2018
Cited By (3)
US 12,464,809 US 12,477,805 US 12,550,421