IP Library Granted Patent US 10,643,707
Granted Patent B2
US 10,643,707 · App. 15/659,208 · Granted May 5, 2020

Group write operations for a data storage device

Inventors: Thibash Rajamani (Bangalore, IN); Ramesh Chander (Bangalore, IN); Manavalan Krishnan (Fremont, CA); Brian O'Krafka (Austin, TX); Nagi Reddy Chodem (Bangalore, IN)
Assignee: Western Digital Technologies, Inc.
G11C16/105G06F3/061G06F3/0659G06F3/0679G06F12/0246G06F12/0817G06F12/0623G06F2212/1024G06F2212/7201G06F2212/7203
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,643,707
App. No.
15/659,208
Granted
May 5, 2020
Kind
B2
Abstract

An apparatus includes a non-volatile memory and a controller coupled to the non-volatile memory. The controller is configured to receive a command from a device to perform a write operation at the non-volatile memory. The command indicates a plurality of logical addresses, data associated with the plurality of logical addresses, and a number of write operations associated with the command.

Claims (51)

1. An apparatus comprising:

a non-volatile memory; and

a controller coupled to the non-volatile memory, the controller configured to:

receive a command from a host device to perform a write operation at the non-volatile memory, the command including:

a plurality of non-sequential logical addresses of a plurality of write operations aggregated in the command;

data associated with the plurality of non-sequential logical addresses of the plurality of write operations aggregated in the command;

a number to indicate how many aggregated random write operations are associated with the command and aggregated by the host device, wherein the number is two or more; and

store the data associated with the plurality of non-sequential logical addresses in a physically contiguous area of the non-volatile memory.

2. The apparatus of claim 1 , wherein:

the command further includes a write serialization (WS) group write opcode to indicate the data is to be written as a group; and

the controller is further configured to:

detect the WS group write opcode; and

in response, select the physically contiguous area of the non-volatile memory for storage of the data.

3. The apparatus of claim 2 , further comprising a flash translation layer (FTL) of the controller, the FTL configured to determine a particular physical address of the non-volatile memory based on the plurality of logical addresses and the WS group write opcode.

4. The apparatus of claim 1 , wherein the controller is further configured to:

perform the write operation to store the data to the non-volatile memory; and

update multiple entries of a logical-to-physical (L2P) address mapping table in response to the write operation.

5. The apparatus of claim 1 wherein the controller is configured to identify the command as a group write command from one or more addresses included in the plurality of non-sequential logical addresses.

6. The apparatus of claim 5 wherein the one or more addresses are invalid addresses or addresses reserved for group write commands.

7. The apparatus of claim 1 wherein the non-volatile memory is a monolithic three dimensional non-volatile memory including one or more memory device levels formed above a substrate.

8. The apparatus of claim 1 further comprising a host interface configured to communicate with the host device according to a communication protocol, wherein the communication protocol is one of Universal Serial Bus (USB) protocol, embedded MultiMedia Card (eMMC) protocol, Universal Flash Storage (UFS) protocol, or Secure Digital (SD) protocol.

9. The apparatus of claim 1 wherein the command corresponds to an extension of an interface protocol.

10. The apparatus of claim 1 wherein the command is a modification of a Frame Information Structure (FIS) of a Small Computer System Interface (SCSI) protocol, a Serial Attached SCSI (SAS) protocol, or a Serial Advanced Technology Attachment (SATA) protocol.

11. A method comprising:

receiving, by a data storage device that includes a non-volatile memory, a command from a host device to perform a write operation at the non-volatile memory, the command including:

a plurality of non-sequential logical addresses of a plurality of aggregated random write operations aggregated in the command;

data associated with the plurality of non-sequential logical addresses of the plurality of aggregated random write operations;

a write serialization (WS) group write opcode to indicate the data is to be written as a group; and

an indicator of the number of aggregated random write operations associated with the command, wherein the number is two or more, the random write operations are aggregated by the host device, and the random write operations are directed to the non-volatile memory;

detecting a WS group write from the WS group write opcode; and

in response to detecting the WS group write, executing the command by storing the data in a physically contiguous area of the non-volatile memory.

12. The method of claim 11 , wherein the aggregated write operations are aggregated in the host device until the data satisfies a threshold.

13. The method of claim 12 , further comprising determining, using a flash translation layer (FTL) of the data storage device, a particular physical address of the non-volatile memory based on the plurality of logical addresses and the WS group write opcode.

14. The method of claim 11 , further comprising updating multiple entries of a logical-to-physical (L2P) address mapping table in response to the write operation.

15. An apparatus comprising:

a non-volatile memory; and

means for receiving a command from a host device to perform a write operation at the non-volatile memory, the command including:

a plurality of non-sequential logical addresses of a plurality of write operations aggregated in the command;

data associated with the plurality of non-sequential logical addresses of the plurality of write operations aggregated in the command;

a number to indicate how many aggregated random write operations are associated with the command and aggregated by the host device, wherein the number is two or more; and

a write serialization (WS) group write opcode to indicate the data is to be written as a group; and

wherein the means for receiving the command is configured to:

detect the WS group write opcode; and

in response to detection of the WS group write opcode:

store the data associated with the plurality of non-sequential logical addresses in a physically contiguous area of the non-volatile memory; and

update a logical-to-physical address mapping table with physical locations of the plurality of non-sequential logical addresses.

16. The apparatus of claim 15 wherein the means for receiving the command is further configured to send one or more messages to the host device to indicate a status of execution of the command.

17. The apparatus of claim 16 wherein the means for receiving the command is configured to send a message to indicate overall status of execution of the command.

18. The apparatus of claim 16 wherein the means for receiving the command is configured to send a message for each of the aggregated random write operations.

19. The apparatus of claim 15 wherein the non-volatile memory is a monolithic three dimensional non-volatile memory including one or more memory device levels formed above a substrate.

20. The apparatus of claim 15 wherein the non-volatile memory is a Resistive Random Access Memory (ReRAM).

Assignments (10)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
RELEASE OF SECURITY INTEREST AT REEL 052915 FRAME 0566 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059127/0001 →
SECURITY INTEREST Recorded Feb 6, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 052915/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 2, 2017
From: RAJAMANI, THIBASH; CHANDER, RAMESH; KRISHNAN, MANAVALAN; O'KRAFKA, BRIAN W.; CHODEM, NAGI REDDY
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 044016/0093 →
Continuity (1)
Related Publication 20190035473A1 · Jan 31, 2019
Cited By (2)
US 12,321,639 US 12,333,156