IP Library Granted Patent US 10,141,402
Granted Patent B2
US 10,141,402 · App. 15/827,053 · Granted Nov 27, 2018

FinFET devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,141,402
App. No.
15/827,053
Granted
Nov 27, 2018
Kind
B2
Abstract

FinFET devices and processes to prevent fin or gate collapse (e.g., flopover) in finFET devices are provided. The method includes forming a first set of trenches in a semiconductor material and filling the first set of trenches with insulator material. The method further includes forming a second set of trenches in the semiconductor material, alternating with the first set of trenches that are filled. The second set of trenches form semiconductor structures which have a dimension of fin structures. The method further includes filling the second set of trenches with insulator material. The method further includes recessing the insulator material within the first set of trenches and the second set of trenches to form the fin structures.

Claims (34)

1. A structure comprising a plurality of fin structures which are supported by lined insulator material, wherein the lined insulator material is provided on an in-situ doped material.

2. The structure of claim 1 , wherein the lined insulator material includes a low low-k dielectric spacer.

3. The structure of claim 1 , wherein the low low-k dielectric spacer is a SiCBN or SiOCN.

4. The structure of claim 1 , wherein the in-situ doped material is BSiGe for a PFET and SiP for an NFET.

5. The structure of claim 1 , wherein the in-situ doped material is Si:CP or Si:P for an NFET.

6. The structure of claim 1 , wherein the lining is a low-k dielectric material on the drain side and the lining is a high-k dielectric on the source side.

7. A structure comprising a plurality of fin structures which are supported by lined insulator material, wherein lining of the lined insulator material alternates between different material on a source side and drain side of the plurality of fin structures.

8. A structure comprising a plurality of fin structures which are supported by lined insulator material wherein, for one of the plurality of fin structures:

the lined insulator material on a first side of the one of the plurality of fin structures comprises a first oxide formed on a first epitaxial material and lined by a first dielectric material; and

the lined insulator material on a second side of the one of the plurality of fin structures comprises a second oxide formed on a second epitaxial material and lined by a second dielectric material.

9. The structure of claim 8 , wherein the first oxide and the second oxide are different types of oxide.

10. The structure of claim 8 , wherein:

the first oxide comprises a high density plasma (HDP) oxide; and

the second oxide comprises a flowable oxide.

11. The structure of claim 8 , wherein the first epitaxial material and the second epitaxial material are different types of material.

12. The structure of claim 8 , wherein the first epitaxial material and the second epitaxial material have different dopants.

13. The structure of claim 8 , wherein the first epitaxial material and the second epitaxial material have different dopant concentrations.

14. The structure of claim 8 , wherein the first dielectric material and the second dielectric material are different types of dielectric material.

15. The structure of claim 8 , wherein:

the first dielectric material is a high-k dielectric material; and

the second dielectric material is a low-k dielectric material.

16. The structure of claim 8 , wherein:

the first oxide and the second oxide are different types of oxide;

the first epitaxial material and the second epitaxial material are different types of material; and

the first dielectric material and the second dielectric material are different types of dielectric material.

17. The structure of claim 8 , wherein:

the first oxide and the second oxide are different types of oxide; and

the first epitaxial material and the second epitaxial material are different types of material.

18. The structure of claim 8 , wherein:

the first oxide and the second oxide are different types of oxide; and

the first dielectric material and the second dielectric material are different types of dielectric material.

19. The structure of claim 8 , wherein:

the first epitaxial material and the second epitaxial material are different types of material; and

the first dielectric material and the second dielectric material are different types of dielectric material.

Assignments (5)
CHANGE OF NAME Recorded Sep 27, 2024
From: TESSERA LLC
To: ADEIA SEMICONDUCTOR SOLUTIONS LLC
Reel/Frame 069067/0410 →
CERTIFICATE OF CONVERSION & CHANGE OF NAME Recorded Sep 7, 2022
From: TESSERA, INC.
To: TESSERA LLC
Reel/Frame 061388/0199 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA, INC.
Reel/Frame 051489/0557 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 30, 2017
From: BASKER, VEERARAGHAVAN S.; CHENG, KANGGUO; STANDAERT, THEODORUS E.; WANG, JUNLI
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 044259/0889 →
Cited By (1)
US 12,376,369