IP Library Granted Patent US 10,269,662
Granted Patent B2
US 10,269,662 · App. 15/834,614 · Granted Apr 23, 2019

Scanning methods for focus control for lithographic processing of reconstituted wafers

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,269,662
App. No.
15/834,614
Granted
Apr 23, 2019
Kind
B2
Abstract

A method of processing a reconstituted wafer that supports IC chips includes operably disposing the reconstituted wafer in a lithography tool that has a depth of focus and a focus plane and that defines exposure fields on the reconstituted wafer, wherein each exposure field includes at least one of the IC chips. The method also includes scanning the reconstituted wafer with a line scanner to measure a surface topography of the reconstituted wafer as defined by the IC chips. The method also includes, for each exposure field: i) adjusting a position and/or an orientation of the reconstituted wafer so that a photoresist layers of the IC chips within the given exposure field fall within the depth of focus; and ii) performing an exposure with the lithography tool to pattern the photoresist layers of the IC chips in the given exposure field.

Claims (21)

1. A method of processing a reconstituted wafer that supports integrated circuit (IC) chips each having an upper surface coated with a photoresist layer, comprising:

a) operably disposing the reconstituted wafer in a lithography tool that has a depth of focus and a focus plane and that defines exposure fields on the reconstituted wafer, wherein each exposure field includes at least one of the IC chips;

b) performing at least one scan of the reconstituted wafer with a line scanner that comprises a plurality of height sensor elements arranged along a long direction to measure a surface topography of the reconstituted wafer, wherein the surface topography is defined by the plurality of IC chips;

c) for a given exposure field:

i) adjusting at least one of a position and an orientation of the reconstituted wafer relative to the focus plane of the lithography tool so that the photoresist layers of the IC chips within the given exposure field fall within the depth of focus; and

ii) performing an exposure with the lithography tool to pattern the photoresist layers of the IC chips in the given exposure field; and

d) repeating act c) for each of the exposure fields.

2. The method according to claim 1 , further comprising after act d):

e) processing the patterned photoresist layers of the IC chips to form respective conductive structures on the upper surfaces of the IC chips.

3. The method according to claim 1 , wherein the height sensor elements each have a width W and a center-to-center spacing of S, wherein S>W, and further comprising:

in act b), performing a first scan of the upper surface of reconstituted wafer, then defining a shifted position of the line scanner by shifting the line scanner in the long direction relative to the reconstituted wafer by an amount equal to or greater than the width W of the height sensor elements, and then performing a second scan of the upper surface of the reconstituted wafer with the line scanner in the shifted position.

4. The method according to claim 1 , wherein the act b) of performing at least one scan of the reconstituted wafer includes moving the line scanner or the reconstituted wafer.

5. The method according to claim 1 , wherein the act b) of performing at least one scan of the reconstituted wafer includes moving both the line scanner and the reconstituted wafer.

6. The method according to claim 2 , further comprising processing the patterned photoresist layers to form respective redistribution layers that each includes conductive features.

7. The method according to claim 1 , wherein the height sensor elements each have a width and a center-to-center spacing, and further comprising:

performing a first scan with a first center-to-center spacing;

changing the center-to-center spacing to define a second center-to-center spacing; and

performing a second scan with the second center-to-center spacing.

8. The method according to claim 7 , wherein the height sensor elements are mechanically connected to a mechanical linkage, and wherein changing the center-to-center spacing includes activating the mechanical linkage.

9. The method according to claim 1 , wherein the exposure fields have a field pitch in a cross-scan direction, the height sensor elements each have a width W and a center-to-center sensor spacing of S, wherein S>W, and wherein S is an integer fraction of the field pitch pF.

10. The method according to claim 1 , wherein act b) includes making at least 3 and no greater than 1000 height measurements per exposure field.

Assignments (4)
SECURITY INTEREST Recorded Jun 16, 2025
From: VEECO INSTRUMENTS INC.
To: HSBC BANK USA, NATIONAL ASSOCIATION
Reel/Frame 071649/0225 →
PATENT SECURITY AGREEMENT Recorded Dec 16, 2021
From: VEECO INSTRUMENTS INC.
To: HSBC BANK USA, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 058533/0321 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 30, 2019
From: ULTRATECH, INC.
To: VEECO INSTRUMENTS INC.
Reel/Frame 051446/0476 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2018
From: BISCHOFF, PAUL M.; TRUE, EMILY M.; ELLIS, RAYMOND; CRESPIN, A.J.
To: ULTRATECH, INC.
Reel/Frame 045427/0513 →