IP Library Granted Patent US 10,381,548
Granted Patent B1
US 10,381,548 · App. 15/891,370 · Granted Aug 13, 2019

Multi-resistance MRAM

Inventors: Young-Suk Choi (Los Gatos, CA); Won Ho Choi (San Jose, CA)
Assignee: SanDisk Technologies LLC
H01L43/02G11C11/16H01L43/12G11C11/401G11C11/41
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,381,548
App. No.
15/891,370
Granted
Aug 13, 2019
Kind
B1
Abstract

Apparatuses, systems, and methods are disclosed for magnetoresistive random access memory. A magnetic tunnel junction for storing data may include a reference layer, a barrier layer, and a free layer. A barrier layer may be disposed between a reference layer and a free layer. A free layer may include a nucleation region and an arm. A nucleation region may be configured to form a magnetic domain wall. An arm may be narrower than a nucleation region and may extend from the nucleation region. An arm may include a plurality of pinning sites formed at predetermined locations along the arm for pinning a domain wall.

Claims (17)

1. An apparatus comprising:

a magnetic tunnel junction (MTJ) for storing data, the magnetic tunnel junction comprising a reference layer, a barrier layer, and a free layer, the barrier layer disposed between the reference layer and the free layer, the free layer comprising:

a nucleation region configured to form a magnetic domain wall; and

an arm, narrower than the nucleation region and extending from the nucleation region, the arm comprising a plurality of pinning sites formed at predetermined locations along the arm for pinning the domain wall.

2. The apparatus of claim 1 , wherein the plurality of pinning sites of the arm comprises one or more intermediate pinning sites of a first pinning strength and a terminal pinning site of a second pinning strength, the second pinning strength greater than the first pinning strength.

3. The apparatus of claim 2 , wherein the free layer further comprises a second arm extending from the nucleation region, the second arm comprising an initial arm selection pinning site of a third pinning strength, the third pinning strength greater than the second pinning strength.

4. The apparatus of claim 3 , wherein the second arm further comprises one or more intermediate pinning sites of the first pinning strength and a terminal pinning site of the second pinning strength.

5. The apparatus of claim 4 , wherein the free layer further comprises one or more further arms extending from the nucleation region.

6. The apparatus of claim 5 , wherein the one or more further arms comprise one or more intermediate pinning sites of the first pinning strength, one or more terminal pinning sites of the second pinning strength, and one or more initial arm selection pinning sites of increasing pinning strengths relative to the third pinning strength.

7. The apparatus of claim 1 , wherein the domain wall forms at the nucleation region in response to a write current.

8. The apparatus of claim 7 , wherein the domain wall migrates along the arm from one pinning site to a subsequent pinning site in response to an increased write current.

9. The apparatus of claim 7 , wherein the write current controls a magnetic field applied to the free layer.

10. The apparatus of claim 7 , wherein the write current controls a spin current injected into the free layer.

11. The apparatus of claim 7 , further comprising a controller configured to supply the write current.

12. The apparatus of claim 1 , wherein a resistance state for the MTJ is based on where the domain wall is pinned.

13. The apparatus of claim 12 , wherein the MTJ provides four or more possible resistance states.

14. The apparatus of claim 1 , wherein the MTJ is configured as a multi-weight synapse that couples two artificial neurons in a neuromorphic computing array.

Assignments (4)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2024
From: SANDISK TECHNOLOGIES LLC
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 069796/0423 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 27, 2018
From: CHOI, YOUNG-SUK; CHOI, WON HO
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 046997/0988 →