IP Library Granted Patent US 10,396,020
Granted Patent B2
US 10,396,020 · App. 15/956,829 · Granted Aug 27, 2019

Method of manufacturing board

Inventors: Kei Fukui (Iizuna, JP); Youichi Hoshikawa (Suzaka, JP); Hiromitsu Kobayashi (Nagano, JP); Hidehiko Fujisaki (Nagano, JP); Seigo Yamawaki (Nagano, JP); Masateru Koide (Kawasaki, JP); Manabu Watanabe (Yokohama, JP); Daisuke Mizutani (Sagamihara, JP); Tomoyuki Akahoshi (Atsugi, JP)
Assignee: FUJITSU LIMITED
H01L23/49822H01L28/40H05K1/162H05K3/4676H05K3/4632H05K3/4652
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,396,020
App. No.
15/956,829
Granted
Aug 27, 2019
Kind
B2
Abstract

A board includes a plate-shaped member having a first wiring pattern, a first resin layer formed on a first surface of the plate-shaped member, the first surface having the first wiring pattern, a second resin layer stacked on the first resin layer, and a component fixed to the second resin layer in which a second wiring pattern formed on a second surface of the component is buried.

Claims (16)

1. A method of manufacturing a board, comprising:

forming a first resin layer on a first surface of a plate-shaped member having a first wiring pattern, the first surface having the first wiring pattern;

forming a third resin layer on a second surface of a plate-shaped member having a second wiring pattern and opposite to the first surface, the second surface having the second wiring pattern;

stacking a second resin layer on the first resin layer;

stacking a fourth resin layer on the second resin layer;

fixing a first component to the second resin layer in which a third wiring pattern formed on a third surface of the first component is buried by pressing the first component to the second resin layer; and

fixing a second component to the fourth resin layer in which a fourth wiring pattern formed on a fourth surface of the second component is buried by pressing the second component to the fourth resin layer,

the second resin layer is selected based on a remaining copper rate indicating a ratio of an area of the third wiring pattern to an area of a surface on which the third wiring pattern is formed,

the fourth resin layer is selected based on a remaining copper rate indicating a ratio of an area of the fourth wiring pattern to an area of a surface on which the fourth wiring pattern is formed,

the first resin layer is selected based on a remaining copper rate indicating a ratio of an area of the first wiring pattern to an area of a surface on which the first wiring pattern is formed, and

the third resin layer is selected based on a remaining copper rate indicating a ratio of an area of the second wiring pattern to an area of a surface on which the second wiring pattern is formed.

2. The method of manufacturing a board according to claim 1 , wherein in the stacking a second resin layer, the second resin layer in an uncured state is stacked on the first resin layer that has been cured, in the fixing the first component, the first component is first attached to the second resin layer in the uncured state, and then the second resin layer is cured to fix the first component.

3. The method of manufacturing a board according to claim 1 , wherein the first component is larger than an underfill area provided in the board.

4. The method of manufacturing a board according to claim 1 , wherein the fixing the first component and the fixing the second component are performed at different times.

5. The method of manufacturing a board according to claim 1 , wherein thicknesses of the second resin layer and the fourth resin layer are determined based on the remaining copper rate of the third wiring pattern and the fourth wiring patter, respectively.

6. The method of manufacturing a board according to claim 5 , wherein each of the thicknesses of the second resin layer and the fourth resin layer is 10 to 20 μm.

Assignments (5)
CHANGE OF NAME Recorded Apr 23, 2026
From: FM HOLDINGS CO., LTD.
To: FICT LIMITED
Reel/Frame 075466/0044 →
MERGER AND CHANGE OF NAME Recorded Dec 22, 2025
From: FICT LIMITED; FM HOLDINGS CO., LTD.
To: FM HOLDINGS CO., LTD.
Reel/Frame 074019/0640 →
CHANGE OF NAME Recorded Jun 6, 2023
From: FUJITSU INTERCONNECT TECHNOLOGIES LIMITED
To: FICT LIMITED
Reel/Frame 063881/0638 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 8, 2020
From: FUJITSU LIMITED
To: FUJITSU INTERCONNECT TECHNOLOGIES LIMITED
Reel/Frame 052345/0603 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 19, 2018
From: FUKUI, KEI; HOSHIKAWA, YOUICHI; KOBAYASHI, HIROMITSU; FUJISAKI, HIDEHIKO; YAMAWAKI, SEIGO; KOIDE, MASATERU; WATANABE, MANABU; MIZUTANI, DAISUKE; AKAHOSHI, TOMOYUKI
To: FUJITSU LIMITED
Reel/Frame 045584/0106 →
Priority Claims (1)
JP 2017-087307 · Apr 26, 2017 · national
Continuity (1)
Related Publication 20180315687A1 · Nov 1, 2018