IP Library Granted Patent US 10,354,966
Granted Patent B2
US 10,354,966 · App. 15/966,447 · Granted Jul 16, 2019

Methods of forming microelectronic structures having a patterned surface structure

Inventors: Shing-Yih Shih (New Taipei, TW); Tieh-Chiang Wu (Taoyuan, TW)
Assignee: Micron Technology, Inc.
H01L24/05H01L24/03H01L24/11H01L24/13H01L2224/0362H01L2224/03622H01L2224/0401H01L2224/05005H01L2224/05012H01L2224/05015H01L2224/05017H01L2224/05082H01L2224/05111H01L2224/05139H01L2224/05144H01L2224/05147H01L2224/05155H01L2224/05166H01L2224/05184H01L2224/11849H01L2924/04941H01L2924/05042H01L2924/05341H01L2924/05432H01L2924/05442H01L2924/06H01L2924/07025
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,354,966
App. No.
15/966,447
Granted
Jul 16, 2019
Kind
B2
Abstract

A connector structure and a manufacturing method thereof are provided. The connector structure includes a semiconductor substrate, a metal layer, a passivation layer, and a conductive structure. The metal layer is over the semiconductor substrate. The passivation layer is over the metal layer and includes an opening. The conductive structure is in contact with the metal layer in a patterned surface structure of the conductive structure through the opening of the passivation layer.

Claims (32)

1. A method of forming a microelectronic structure, comprising:

forming a metal material over a substrate;

forming a passivation material over the metal material;

removing at least a portion of the passivation material to form a patterned surface structure in at least one opening in the passivation material, comprising:

applying a photoresist onto the passivation material; and

removing portions of the passivation material to form the at least one opening with a remaining portion of the passivation material as a supporting portion therein;

forming an under-bump metallurgy (UBM) material in the at least one opening in the passivation material, an outer periphery of the UBM material abutting the passivation material without overlapping portions of the passivation material external to the at least one opening therein; and

forming a conductive structure comprising a solder material over the UBM material, the conductive structure being in contact with the metal material through the UBM material, wherein the conductive structure extends from the abutting portion of the UBM material with a maximum lateral extent of the conductive structure being the same or less than a maximum lateral extent of the UBM material.

2. The method of claim 1 , wherein forming the conductive structure comprises:

applying metal into the at least one opening of the passivation material; and

reflowing the metal to form the conductive structure.

3. The method of claim 1 , wherein forming the conductive structure comprises connecting the conductive structure and the metal material through the at least one opening of the passivation material.

4. The method of claim 3 , wherein forming the conductive structure comprises selecting the conductive structure to comprise at least one of Sn, Ag, Cu, Au, an alloy thereof, or a combination thereof.

5. The method of claim 1 , wherein forming the passivation material comprises forming the supporting portion of the passivation material of at least one inorganic material comprising one or more of silicon dioxide, silicon nitride, titanium dioxide, aluminum oxide, or at least one organic material comprising one or more of a polyimide or polybenzoxazole (PBO).

6. The method of claim 1 , wherein forming the UBM material comprises selecting the UBM material to comprise at least one of TiN, Ti, WN, Sn, Ag, Cu, Au, Ni, an alloy thereof, or a combination thereof.

7. The method of claim 1 , wherein forming the conductive structure comprises substantially filling the at least one opening in the passivation material with the solder material of the conductive structure, portions of the conductive structure contacting the UBM material and conforming to substantially entire upper surfaces and sidewalls of the patterned surface structure.

8. A method of forming a microelectronic device, comprising:

forming metal material over a substrate;

forming passivation material over the metal material;

removing at least a portion of the passivation material to form openings, at least some of the openings exposing a patterned surface structure comprising portions of the passivation material;

forming an under-bump metallurgy (UBM) material within the openings of the passivation material, an outer periphery of the UBM material abutting the passivation material without being formed over exposed upper surfaces of the passivation material external to the openings thereof; and

forming conductive structures comprising a solder material over the UBM material, the conductive structures extending at least partially into the openings of the passivation material, and in electrical contact with the metal material through the UBM material, the conductive structures in contact with substantially entire portions of the UBM material extending along upper surfaces and sidewalls of the patterned surface structure, wherein the conductive structure extends from the abutting portion of the UBM material with a maximum lateral extent of each of the conductive structures being the same or less than a maximum lateral extent of the respective UBM material.

9. The method of claim 8 , wherein:

forming the passivation material comprises disposing dielectric material directly on the metal material; and

removing the at least a portion of the passivation material to form the openings comprises forming the patterned surface structure from the dielectric material.

10. The method of claim 8 , wherein removing the at least a portion of the passivation material comprises forming the patterned surface structure to comprise regularly aligned pillars having a circular cross-sectional shape.

11. The method of claim 8 , wherein removing the at least a portion of the passivation material comprises forming the patterned surface structure to comprise at least two concentric circular structures.

12. The method of claim 8 , wherein removing the at least a portion of the passivation material comprises forming the patterned surface structure to comprise intersecting regions of first linear portions parallel to a first horizontal direction and second linear portions parallel to a second horizontal direction, transverse to the first horizontal direction, the first linear portions and the second linear portions forming a continuous structure of the passivation material having discrete openings therebetween.

13. The method of claim 8 , wherein forming the UBM material in the openings of the passivation material comprises conformally forming the UBM material directly on exposed surfaces of the metal material and directly on upper surfaces and sidewalls of the patterned surface structure.

14. The method of claim 8 , wherein forming the conductive structures over the UBM material comprises reflowing the solder material such that the conductive structures substantially entirely fill the openings of the passivation material.

15. The method of claim 8 , wherein forming the conductive structures comprises forming an upper portion of the solder material over upper surfaces of the patterned surface structure and forming a lower portion of the solder material extending laterally between adjacent sidewalls of the patterned surface structure, the upper portion and the lower portion of the solder material being a continuous body of the solder material.

16. The method of claim 8 , wherein forming the conductive structures comprises applying the solder material using at least one of plating, thermal evaporation, and sputtering.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 11, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050713/0001 →
SUPPLEMENT NO. 9 TO PATENT SECURITY AGREEMENT Recorded Aug 9, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 047282/0463 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
Continuity (2)
Division 14731426 · Jun 5, 2015
Related Publication 20180247906A1 · Aug 30, 2018