IP Library Granted Patent US 10,700,271
Granted Patent B2
US 10,700,271 · App. 15/971,398 · Granted Jun 30, 2020

Methods of forming and using materials containing silicon and nitrogen

Inventor: Eugene P. Marsh (Boise, ID)
Assignee: Micron Technology, Inc.
H01L45/06C23C16/345H01L21/0217H01L21/0228H01L21/02208H01L21/02211H01L45/1233H01L45/141H01L45/142H01L45/143H01L45/144H01L45/146H01L45/16H01L45/1608
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,700,271
App. No.
15/971,398
Granted
Jun 30, 2020
Kind
B2
Abstract

Some embodiments include methods utilizing atomic layer deposition to form material containing silicon and nitrogen (e.g., silicon nitride). The atomic layer deposition uses SiI 4 as one precursor and uses a nitrogen-containing material as another precursor. Some embodiments include methods of forming a structure in which a chalcogenide region is formed over a semiconductor substrate; and in which SiI 4 is used as a precursor during formation of silicon nitride material directly against a surface of the chalcogenide region.

Claims (31)

1. A method of forming a structure, comprising:

providing a semiconductor substrate;

forming a first conductive electrode over the substrate;

forming a chalcogenide material over the first conductive electrode, the chalcogenide material having exposed sidewalls;

forming a second conductive electrode over the chalcogenide material; and

performing atomic layer (ALD) deposition with SiI 4 and a t-butyl hydrazine to form silicon nitride directly against the exposed sidewalls of the chalcogenide, the atomic layer deposition being performed within a deposition chamber and comprising one or more iterations of a pulse sequence comprising:

flowing the SiI 4 into the deposition chamber;

flowing a first purge gas into the deposition chamber;

flowing the t-butyl hydrazine into the deposition chamber; and

flowing a second purge gas into the deposition chamber.

2. The method of claim 1 wherein the atomic layer deposition comprises a deposition sequence utilizing multiple iterations of the pulse sequence, and wherein all of the iterations use the same nitrogen-containing material as precursor.

3. The method of claim 1 wherein the atomic layer deposition comprises a deposition sequence utilizing multiple iterations, and wherein some of the iterations use different nitrogen-containing material as precursor than other iterations.

4. The method of claim 3 wherein t-butyl hydrazine is used as precursor in some iterations, and wherein NH 3 is used as precursor in other iterations.

5. The method of claim 1 wherein the first and second conductive electrodes differ in composition relative to one another.

6. The method of claim 1 wherein the first and second conductive electrodes are identical in composition relative to one another.

7. The method of claim 1 wherein the atomic layer deposition is conducted at temperature of less than or equal to about 250° C.

8. The method of claim 1 wherein the atomic layer deposition is conducted at temperature of less than or equal to about 175° C.

9. The method of claim 1 wherein the silicon nitride is additionally formed along sidewalls of the first and second conductive electrodes.

10. The method of claim 1 wherein the chalcogenide comprises at least one of arsenic, selenium and indium.

11. The method of claim 1 wherein the chalcogenide comprises at least one of indium, antimony and tellurium.

12. The method of claim 1 wherein the chalcogenide comprises at least one of germanium, antimony and tellurium.

13. The method of claim 1 wherein the silicon nitride is additionally formed along an upper surface of the second conductive electrode.

14. A method of forming a structure, comprising:

providing a base material having an upper surface comprising a chalcogenide material; and

performing atomic layer deposition onto the upper surface at a temperature of less than or equal to about 250° C. utilizing SiI 4 as one precursor and t-butyl hydrazine material as another precursor; the atomic layer deposition being performed within a deposition chamber and comprising one or more iterations of a pulse sequence comprising:

flowing the SiI 4 into the deposition chamber;

flowing a first purge gas into the deposition chamber;

flowing the t-butyl hydrazine into the deposition chamber; and

flowing a second purge gas into the deposition chamber.

15. The method of claim 14 wherein the atomic layer deposition deposits material consisting essentially of silicon nitride.

16. The method of claim 14 utilizing NH 3 as an additional precursor.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded Nov 12, 2019
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
Reel/Frame 051028/0001 →
RELEASE OF SECURITY INTEREST Recorded Oct 11, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050713/0001 →
SUPPLEMENT NO. 9 TO PATENT SECURITY AGREEMENT Recorded Aug 9, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 047282/0463 →
SECURITY INTEREST Recorded Jul 13, 2018
From: MICRON TECHNOLOGY, INC.; MICRON SEMICONDUCTOR PRODUCTS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 047540/0001 →
Continuity (3)
Continuation 15153868 · May 13, 2016
Division 14497080 · Sep 25, 2014
Related Publication 20180254413A1 · Sep 6, 2018