IP Library Granted Patent US 10,705,758
Granted Patent B2
US 10,705,758 · App. 15/986,744 · Granted Jul 7, 2020

Multiple sets of trim parameters

Inventors: Tomer Tzvi Eliash (Kfar Saba, IL); Asaf Gueta (Or Yehuda, IL); Inon Cohen (Oranit, IL); Yuval Grossman (Kiryat Ono, IL)
Assignee: Western Digital Technologies, Inc.
G06F3/0659G06F3/0604G06F3/0679G06F13/1668
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,705,758
App. No.
15/986,744
Granted
Jul 7, 2020
Kind
B2
Abstract

Apparatus, methods, media and systems for multiple sets of trim parameters are described. A non-volatile memory device may comprise a first register, a second register, a multiplexer, a first set of I/O lines, each coupled to the first register and the multiplexer, each associated with a particular trim set among multiple trim sets stored in the first register, one or more second I/O lines, each coupled to the second register and the multiplexer. The multiplexer is configured to receive a control signal. The multiplexer is configured to output, based on the control signal, a particular trim set among the multiple trim sets to the second register using the one or more second I/O lines.

Claims (81)

1. A data storage system, comprising:

a non-volatile memory device comprising:

a first register;

a second register;

a multiplexer;

a first set of input/output (I/O) lines, each coupled to the first register and the multiplexer, each associated with a particular trim set among a plurality of trim sets stored in the first register; and

one or more second I/O lines, each coupled to the second register and the multiplexer;

a second non-volatile memory device comprising: a third register having a second plurality of trim sets; a fourth register; and a second multiplexer; and

a controller located outside the non-volatile memory device and outside the second non-volatile memory device, the controller coupled to and configured to control the multiplexer and the second multiplexer,

wherein:

the multiplexer is configured to:

receive a control signal from the controller of the data storage system comprising the non-volatile memory device; and

output, based on the control signal, a particular trim set among the plurality of trim sets to the second register using the one or more second I/O lines;

the controller is configured to receive temperature data of the non-volatile memory device and select the control signal based on the received temperature data;

the controller is configured to select a second control signal based on one or more inputs from a host system located outside the data storage system, and configured to transfer the selected second control signal to the multiplexer to cause one or more additional trim sets to be loaded into the second register and to cause the non-volatile memory device to modify an operating behavior or a configuration of the non-volatile memory device;

the multiplexer is configured with an order configuration, configured to select two or more I/O lines of the first set of I/O lines, and configured to transfer, in sequence based on the order configuration, (a) a first trim set among the plurality of trim sets associated with a first one of the two or more I/O lines and (b) a second trim set among the plurality of trim sets associated with a second one of the two or more I/O lines; and

based on a third control signal from the controller, the second multiplexer is configured to provide, to the fourth register, one or more trim sets of the second plurality of trim sets.

2. The data storage system of claim 1 , wherein data in each trim set of the plurality of trim sets is based on calibration of the non-volatile memory device.

3. The data storage system of claim 2 , wherein the calibration of the non-volatile memory device is based on a manufacturing variance of the non-volatile memory device.

4. The data storage system of claim 1 , wherein the control signal is based on a change in operating condition of the non-volatile memory device.

5. The data storage system of claim 1 , wherein data in each trim set of the second plurality of trim sets is based on calibration of the second non-volatile memory device.

6. The data storage system of claim 5 , wherein the calibration of the second non-volatile memory device is based on a manufacturing variance of the second non-volatile memory device.

7. The data storage system of claim 1 , wherein data in each trim set of the second plurality of trim sets is associated with an operating condition of the second non-volatile memory device.

8. The data storage system of claim 1 , wherein the multiplexer is further configured to:

select, based on the control signal, one or more I/O lines among the first set of I/O lines; and

receive data of one or more trim sets of the plurality of trim sets, wherein the one or more trim sets of the plurality of trim sets are associated with the one or more selected I/O lines.

9. The data storage system of claim 1 , wherein data in each trim set of the plurality of trim sets is associated with an operating condition of the non-volatile memory device.

10. The data storage system of claim 1 , comprising:

one or more control lines, each coupled to the multiplexer and the controller of the data storage system, wherein the multiplexer is configured to receive the control signal from the controller via the one or more control lines.

11. The data storage system of claim 1 , wherein the controller is configured to generate the control signal based on a set of rules and an operating condition of the non-volatile memory device, and

wherein the non-volatile memory device is a first die, and the second non-volatile memory device is a second die different from the first die.

12. A computer-implemented method, comprising:

receiving data of a first non-volatile memory device, wherein the data comprises temperature data of the first non-volatile memory device;

determining whether an operating condition of the first non-volatile memory device is changed, based on the received data comprising the temperature data;

in response to determining that the operating condition of the first non-volatile memory device is changed, based on the received data comprising the temperature data:

identifying one or more predetermined first trim sets calibrated for the first non-volatile memory device and associated with the changed operating condition of the first non-volatile memory device; and

transferring one or more control signals for the one or more predetermined first trim sets to the first non-volatile memory device, causing the one or more predetermined first trim sets to be used by the first non-volatile memory device;

selecting a control signal based on one or more inputs from a host system;

transferring the selected control signal to cause one or more additional trim sets to be loaded into a register of the first non-volatile memory device and to cause the first non-volatile memory device to modify an operating behavior or a configuration of the first non-volatile memory device;

configuring a multiplexer of the first non-volatile memory device with an order configuration;

selecting two or more input/output (I/O) lines of the first non-volatile memory device; and

transferring, in sequence based on the order configuration, (a) a first trim set associated with a first one of the two or more I/O lines and (b) a second trim set associated with a second one of the two or more I/O lines.

13. The computer-implemented method of claim 12 , wherein the one or more predetermined first trim sets are stored in a data storage unit of the first non-volatile memory device.

14. The computer-implemented method of claim 12 , further comprising:

determining whether an operating condition of a second non-volatile memory device is changed;

in response to determining that the operating condition of the second non-volatile memory device is changed:

identifying one or more second trim sets calibrated for the second non-volatile memory device and associated with the changed operating condition of the second non-volatile memory device; and

transferring one or more control signals for the one or more second trim sets to the second non-volatile memory device, causing the one or more second trim sets to be used by the second non-volatile memory device.

15. The computer-implemented method of claim 14 , wherein the one or more second trim sets are different from the one or more predetermined first trim sets.

16. The computer-implemented method of claim 14 , wherein the one or more second trim sets are stored in the second non-volatile memory device.

17. The computer-implemented method of claim 14 , wherein the one or more second trim sets are calibrated based on a manufacturing variance of the second non-volatile memory device.

18. The computer-implemented method of claim 12 , wherein the one or more predetermined first trim sets are calibrated based on a manufacturing variance of the first non-volatile memory device.

19. A data storage system, comprising:

a first non-volatile memory component;

means for receiving data from the first non-volatile memory component, wherein the data comprises temperature data of the first non-volatile memory component;

means for determining whether an operating condition of the first non-volatile memory component is changed, based on the received data comprising the temperature data;

in response to determining that the operating condition of the first non-volatile memory component is changed, based on the received data comprising the temperature data:

means for identifying one or more predetermined first trim sets calibrated for the first non-volatile memory component and associated with the changed operating condition of the first non-volatile memory component; and

means for transferring one or more control signals for the one or more predetermined first trim sets to the first non-volatile memory component, causing the one or more predetermined first trim sets to be used by the first non-volatile memory component;

means for selecting a control signal based on one or more inputs from a host system;

means for transferring the selected control signal to cause one or more additional trim sets to be loaded into a register of the first non-volatile memory component and to cause the first non-volatile memory component to modify an operating behavior or a configuration of the first non-volatile memory component;

means for configuring a multiplexer of the first non-volatile memory component with an order configuration;

means for selecting two or more input/output (I/O) lines of the first non-volatile memory component; and

means for transferring, in sequence based on the order configuration, (a) a first trim set associated with a first one of the two or more I/O lines and (b) a second trim set associated with a second one of the two or more I/O lines.

20. The data storage system of claim 19 , further comprising:

a second non-volatile memory component;

means for determining whether an operating condition of the second non-volatile memory component is changed, based on data received from the second non-volatile memory component;

in response to determining that the operating condition of the second non-volatile memory component is changed:

means for identifying one or more second trim sets calibrated for the second non-volatile memory component and associated with the changed operating condition of the second non-volatile memory component; and

means for transferring one or more control signals for the one or more second trim sets to the second non-volatile memory component, causing the one or more second trim sets to be used by the second non-volatile memory component.

21. A non-transitory machine-readable medium including machine-executable instructions thereon that, when executed by a processor, perform a method comprising:

receiving temperature data of a first non-volatile memory device;

determining whether an operating condition of the first non-volatile memory device is changed, based on the received temperature data of the first non-volatile memory device;

in response to determining that the operating condition of the first non-volatile memory device is changed, based on the received temperature data of the first non-volatile memory device:

identifying one or more predetermined first trim sets calibrated for the first non-volatile memory device and associated with the changed operating condition of the first non-volatile memory device; and

causing transfer of one or more control signals for the one or more predetermined first trim sets to the first non-volatile memory device, wherein the transfer causes the one or more predetermined first trim sets to be used by the first non-volatile memory device;

selecting a control signal based on one or more inputs from a host system;

transferring the selected control signal to cause one or more additional trim sets to be loaded into a register of the first non-volatile memory device and to cause the first non-volatile memory device to modify an operating behavior or a configuration of the first non-volatile memory device;

configuring a multiplexer of the first non-volatile memory device with an order configuration;

selecting two or more input/output (I/O) lines of the first non-volatile memory device; and

transferring, in sequence based on the order configuration, (a) a first trim set associated with a first one of the two or more I/O lines and (b) a second trim set associated with a second one of the two or more I/O lines.

Assignments (10)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
RELEASE OF SECURITY INTEREST AT REEL 052915 FRAME 0566 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059127/0001 →
SECURITY INTEREST Recorded Feb 6, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 052915/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2018
From: ELIASH, TOMER TZVI; GUETA, ASAF; COHEN, INON; GROSSMAN, YUVAL
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 046241/0328 →
Continuity (1)
Related Publication 20190361625A1 · Nov 28, 2019