IP Library Granted Patent US 10,446,577
Granted Patent B1
US 10,446,577 · App. 16/029,144 · Granted Oct 15, 2019

Integrated assemblies having thicker semiconductor material along one region of a conductive structure than along another region

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,446,577
App. No.
16/029,144
Granted
Oct 15, 2019
Kind
B1
Abstract

Some embodiments include an integrated assembly having a conductive structure which includes a semiconductor material over a metal-containing material. A stack of alternating conductive levels and insulative levels is over the conductive structure. A partition extends through the stack. The partition has wall regions, and has corner regions where two or more wall regions meet. The conductive structure includes a first portion which extends directly under the corner regions, and includes a second portion which is directly under the wall regions and is not directly under the corner regions. The first portion has a first thickness of the semiconductor material and the second portion has a second thickness of the semiconductor material. The first thickness is greater than the second thickness. Some embodiments include methods of forming integrated assemblies.

Claims (11)

1. An integrated assembly, comprising:

a conductive structure comprising a semiconductor material over a metal-containing material;

a stack of alternating conductive levels and insulative levels over the conductive structure;

a partition extending through the stack and directly contacting a top of the conductive structure; the partition comprising wall regions, and comprising corner regions where two or more wall regions meet; and

the conductive structure comprising a first portion which extends directly under the corner regions, and comprising a second portion which is directly under the wall regions and is not directly under the corner regions; the first portion comprising a first thickness of the semiconductor material and the second portion comprising a second thickness of the semiconductor material; the first thickness being greater than the second thickness.

2. The integrated assembly of claim 1 wherein the first portion of the conductive structure only comprises the semiconductor material.

3. The integrated assembly of claim 1 wherein the semiconductor material comprises conductively-doped silicon.

4. The integrated assembly of claim 1 wherein the partition only comprises insulative material.

5. The integrated assembly of claim 1 wherein the partition comprises insulative panels on opposing sides of a conductive core.

6. The integrated assembly of claim 1 comprising cavities extending into the first portion; at least one of the cavities being deeper than the second thickness.

7. The integrated assembly of claim 1 wherein the semiconductor material is directly against the metal-containing material.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 17, 2024
From: MICRON TECHNOLOGY, INC.
To: LODESTAR LICENSING GROUP LLC
Reel/Frame 067135/0353 →
RELEASE OF SECURITY INTEREST Recorded Oct 11, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050713/0001 →
SUPPLEMENT NO. 9 TO PATENT SECURITY AGREEMENT Recorded Aug 9, 2018
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 047282/0463 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 6, 2018
From: PAREKH, KUNAL R.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 046283/0553 →