IP Library Granted Patent US 11,399,434
Granted Patent B2
US 11,399,434 · App. 16/157,187 · Granted Jul 26, 2022

Electronic package and method of forming an electronic package

Inventors: Florence Pon (Folsom, CA); Tyler Leuten (Orangevale, CA); Maria Angela Damille Ramiso (Folsom, CA)
H05K1/144H01R12/52H05K1/111H05K1/117H05K1/142H05K1/181H05K3/0052H05K3/284H05K3/3405H05K3/3436H05K3/368H05K2201/09163H05K2201/09172H05K2201/10159H05K2201/10446H05K2201/10734
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,399,434
App. No.
16/157,187
Granted
Jul 26, 2022
Kind
B2
Abstract

Embodiments disclosed herein include modular electronics packages and methods of forming such packages. In an embodiment, the electronics package comprises a first connector module having a notch on a first end and a plurality of surface mount technology (SMT) pads on a second end. In an embodiment, the electronics package further comprises a second connector module having a keyed connector on a first end and a plurality of SMT pads on a second end. In an embodiment, the electronics package further comprises a system in package (SIP) module between the first connector module and the second connector module, the component module electrically and mechanically coupled to the SMT pads of the first connector and the SMT pads of the second connector.

Claims (39)

1. An electronics package, comprising:

a first connector module having a notch on a first end and a first plurality of surface mount technology (SMT) pads on a second end, and the first connector module comprising one or more functional blocks intervening between the notch and the plurality of SMT pads;

a second connector module having a keyed connector on a first end and a second plurality of SMT pads on a second end; and

a system in package (SIP) module between the first connector module and the second connector module, the component SIP module electrically and mechanically coupled to the SMT pads of the first connector module and the SMT pads of the second connector module;

wherein the SIP module is coupled to the first and second SMT pads with ball grid array (BGA) balls, a pin grid array (PGA), or a land grid array (LGA); and

wherein the one or more functional blocks comprised one or more of power, debug, SPI flash, and crystal circuitry blocks are on the first connector module or the second connector module.

2. The electronics package of claim 1 , wherein the SIP module comprises memory components.

3. The electronics package of claim 1 , further comprising a land side component on the SIP module.

4. The electronics package of claim 1 , further comprising epoxy surrounding the BGA balls, PGA, or LGA.

5. The electronics package of claim 1 , wherein the electronics package has a form factor with an X dimension and a Y dimension.

6. The electronics package of claim 1 , wherein the second connector module is a M.2 connector.

7. The electronics package of claim 2 , wherein the memory components are a solid state drive (SSD).

8. The electronics package of claim 5 , wherein the X dimension and the Y dimension are 22×30 mm, 22×42 mm, 22×60 mm, 22×80 mm, or 22×110 mm.

9. A method of forming an electronics package, comprising:

forming a plurality of first end connectors on a first PCB strip, wherein each of the first end connectors have a notch on a first end and a first plurality of surface mount technology (SMT) pads on a second end, and each of the first end connectors comprising one or more functional blocks intervening between the notch and the plurality of SMT pads;

forming a plurality of second end connectors on a second PCB strip, and each of the second connector module having a keyed connector on a first end and a second plurality of SMT pads on a second end; and

placing the first PCB strip and the second PCB strip on a carrier, wherein first end connectors are aligned with second end connectors to form a plurality of end connector pairs; and

coupling the first end connector to the second end connector in each end connector pair with a system in package (SIP) module;

wherein the package (SIP) module is coupled to the first and second SMT pads with ball grid array (BGA) balls, a pin grid array (PGA), or a land grid array (LGA); and

wherein the one or more functional blocks comprised one or more of power, debug, SPI flash, and crystal circuitry blocks are on the first connector module or the second connector module.

10. The method of claim 9 , further comprising:

depositing epoxy around the BGA balls, PGA, or LGA.

11. The method of claim 9 , further comprising:

removing the carrier.

12. The method of claim 9 , wherein the SIP module comprises memory components.

13. The method of claim 9 , wherein the second connector module is a M.2 connector.

14. The method of claim 9 , wherein the electronics package has a form factor with an X dimension and a Y dimension.

15. The method of claim 9 , wherein the SIP module comprises land side components.

16. The method of claim 11 , further comprising:

singulating the first PCB strip and the second PCB strip.

17. The method of claim 12 , wherein the memory components are solid state drive (SSD) memories.

18. The method of claim 14 , wherein the X dimension and the Y dimension are 22×30 mm, 22×42 mm, 22×60 mm, 22×80 mm, or 22×110 mm.

19. An electronics package, comprising:

a first connector module having a notch on a first end and a first plurality of surface mount technology (SMT) pads on a second end, and the first connector module comprising one or more functional blocks intervening between the notch and the plurality of SMT pads, wherein the first connector module is formed on a first printed circuit board (PCB);

a second connector module having a keyed connector on a first end and a second plurality of SMT pads on a second end, wherein the second connector module is formed on a second PCB that is different than the first PCB; and

a system in package (SIP) module spanning a gap between the first connector module and the second connector module, the component SIP module electrically and mechanically coupled to the SMT pads of the first connector module and the SMT pads of the second connector module with ball grid array (BGA) balls, pin grid array (PGA), or land grid array (LGA), wherein the SIP module is on a third PCB, and wherein a bottom surface of the third PCB is above top surfaces of the first PCB and the second PCB;

wherein the one or more functional blocks comprised one or more of power, debug, SPI flash, and crystal circuitry blocks are on the first connector module or the second connector module.

20. The electronics package of claim 19 , wherein the second connector module is a M.2 connector.

21. The electronics package of claim 19 , wherein the SIP module is a solid state drive (SSD) module.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2025
From: INTEL CORPORATION
To: SK HYNIX NAND PRODUCT SOLUTIONS CORP. (DBA SOLIDIGM)
Reel/Frame 072850/0834 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 6, 2019
From: PON, FLORENCE; LEUTEN, TYLER; RAMISO, MARIA ANGELA DAMILLE
To: INTEL CORPORATION
Reel/Frame 048256/0491 →
Continuity (1)
Related Publication 20200120800A1 · Apr 16, 2020
Cited By (1)
US 12,356,539