IP Library Granted Patent US 10,560,899
Granted Patent B2
US 10,560,899 · App. 16/158,434 · Granted Feb 11, 2020

Programmable hardware sleep cycle controller for 802.11 wireless devices supporting low-power

Inventors: Vishal Sharma (Irvine, CA); Umesh Munj (Aliso Viejo, CA)
Assignee: MICROCHIP TECHNOLOGY INCORPORATED
H04W52/0283H04W52/0216H04W52/0229
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,560,899
App. No.
16/158,434
Granted
Feb 11, 2020
Kind
B2
Abstract

A wireless device includes a sleep mode controller circuit (SMC), an RF circuit, and a processor. The SMC is configured to identify from a message that there is no impending data traffic to be received from another wireless device, put the wireless device into a power down mode powering down the processor and the RF circuit, and periodically checking for a another received message. Checking the RF message includes powering on the RF circuit on a periodic basis, determining whether another received message indicates that there is impending data traffic to be received from another wireless device, and, based on a determination that that there is impending data traffic to be received from another wireless device, powering up the processor.

Claims (74)

1. A wireless device, comprising:

a sleep mode controller circuit (SMC);

a processor;

a radio-frequency (RF) circuit; and

an oscillator communicatively coupled to the processor and the RF circuit;

wherein the SMC is configured to:

identify from a first received message through the RF circuit that there is no impending data traffic to be received from another wireless device;

based on the received message, put the wireless device into a power down mode, wherein the power down mode includes powering down the processor and powering down the RF circuit;

periodically check for a second received message, including:

powering on the RF circuit on a periodic basis;

determining whether the second received message indicates that there is impending data traffic to be received from another wireless device; and

based on a determination that that there is impending data traffic to be received from another wireless device, powering up the processor; and

the wireless device further includes a frame parser circuit configured to, while the processor is powered down:

periodically check for the second received message upon activation by the SMC:

during the check for the second received message, identify whether the second received message identifies a type of the wireless device; and

based on whether the second received message identifies the type of the wireless device, continue parsing the second received message.

2. The wireless device of claim 1 , wherein the SMC is further configured to, based on a determination that there is no impending data traffic to be received from another wireless device, maintain the processor in a powered-down state.

3. The wireless device of claim 1 , wherein powering down the RF circuit includes disabling a phase-locked-loop circuit of the RF circuit.

4. The wireless device of claim 1 , wherein powering down the RF circuit includes disabling a clock signal from the oscillator to the RF circuit.

5. The wireless device of claim 1 , wherein the SMC is further configured to maintain operation of the oscillator while the RF circuit and the processor are powered down.

6. The wireless device of claim 1 , wherein the SMC is further configured to shut down the oscillator while the RF circuit and the processor are powered down.

7. The wireless device of claim 1 , wherein the SMC is further configured to save and update a timer value upon powering down the RF circuit, the timer value recorded by a modem of the wireless device and configured to identify when the second message is to be received by the wireless device.

8. A wireless device, comprising:

a sleep mode controller circuit (SMC);

a processor;

a radio-frequency (RF) circuit; and

an oscillator communicatively coupled to the processor and the RF circuit;

wherein the SMC is configured to:

identify from a first received message through the RF circuit that there is no impending data traffic to be received from another wireless device;

based on the received message, put the wireless device into a power down mode, wherein the power down mode includes powering down the processor and powering down the RF circuit;

periodically check for a second received message, including the steps of:

powering on the RF circuit on a periodic basis;

determining whether the second received message indicates that there is impending data traffic to be received from another wireless device; and

based on a determination that that there is impending data traffic to be received from another wireless device, powering up the processor; and

the wireless device further includes a frame parser circuit configured to, while the processor is powered down:

periodically check for the second received message upon activation by the SMC;

during the check for the second received message, identify a field of the second received message upon which to perform pattern matching; and

perform pattern matching on the second received message with a pattern designated for the frame parser circuit, the pattern to match the first received message.

9. The wireless device of claim 1 , wherein the frame parser circuit is further configured to, while the processor is powered down:

periodically check for the second received message upon activation by the SMC;

during the check for the second received message, identify a field of the second received message upon which to perform differencing analysis; and

based upon the field of the second received message differs from a corresponding field of a previously received message, determine that the second received message indicates that there is impending data traffic to be received from another wireless device.

10. A method, comprising:

identify from a first received message at a wireless device through a radio frequency (RF) circuit that there is no impending data traffic to be received from another wireless device;

based on the received message, put the wireless device into a power down mode, wherein the power down mode includes powering down a processor of the wireless device and powering down the RF circuit;

periodically checking for a second received message, including:

powering on the RF circuit on a periodic basis;

determining whether the second received message indicates that there is impending data traffic to be received from another wireless device; and

based on a determination that that there is impending data traffic to be received from another wireless device, powering up the processor; and

while the processor is powered down:

periodically checking for the second received message;

during the check for the second received message, identifying whether the second received message identifies a type of the wireless device; and

based on whether the second received message identifies the type of the wireless device, continuing parsing the second received message.

11. The method of claim 10 , further comprising, based on a determination that there is no impending data traffic to be received from another wireless device, maintaining the processor in a powered-down state.

12. The method of claim 10 , wherein powering down the RF circuit includes disabling a phase-locked-loop circuit of the RF circuit.

13. The method of claim 10 , wherein powering down the RF circuit includes disabling a clock signal from an oscillator to the RF circuit.

14. The method of claim 10 , further comprising maintaining operation of an oscillator while the RF circuit and the processor are powered down.

15. The method of claim 10 , further comprising shutting down an oscillator while the RF circuit and the processor are powered down.

16. The method of claim 10 , further comprising saving and updating a timer value upon powering down the RF circuit, the timer value recorded by a modem of the wireless device and configured to identify when the second message is to be received by the wireless device.

17. A method, comprising:

identify from a first received message at a wireless device through a radio frequency (RF) circuit that there is no impending data traffic to be received from another wireless device;

based on the received message, put the wireless device into a power down mode, wherein the power down mode includes powering down a processor of the wireless device and powering down the RF circuit;

periodically checking for a second received message, including:

powering on the RF circuit on a periodic basis;

determining whether the second received message indicates that there is impending data traffic to be received from another wireless device; and

based on a determination that that there is impending data traffic to be received from another wireless device, powering up the processor; and

while the processor is powered down:

periodically checking for the second received message;

during the check for the second received message, identifying a field of the second received message upon which to perform pattern matching; and

performing pattern matching on the second received message with a pattern designated for the field of the second received message, the pattern to match the first received message.

18. The method of claim 10 , further comprising, while the processor is powered down:

periodically checking for the second received message;

during the check for the second received message, identifying a field of the second received message upon which to perform differencing analysis; and

based upon the field of the second received message differing from a corresponding field of a previously received message, determining that the second received message indicates that there is impending data traffic to be received from another wireless device.

Assignments (13)
RELEASE OF SECURITY INTEREST Recorded Mar 14, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 060894/0437 →
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059363/0001 →
RELEASE OF SECURITY INTEREST Recorded Mar 10, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059863/0400 →
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0335 →
RELEASE OF SECURITY INTEREST Recorded Feb 28, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059263/0001 →
GRANT OF SECURITY INTEREST IN PATENT RIGHTS Recorded Nov 19, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 058214/0625 →
SECURITY INTEREST Recorded Jun 4, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 057935/0474 →
SECURITY INTEREST Recorded Dec 24, 2020
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 055671/0612 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 052856/0909 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 053468/0705 →
RELEASE OF SECURITY INTEREST Recorded May 30, 2020
From: JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 053466/0011 →
SECURITY INTEREST Recorded Apr 24, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 053311/0305 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2018
From: SHARMA, VISHAL; MUNJ, UMESH
To: MICROCHIP TECHNOLOGY INCORPORATED
Reel/Frame 047145/0557 →
Cited By (1)
US 12,675,711