IP Library Granted Patent US 10,593,811
Granted Patent B2
US 10,593,811 · App. 16/372,930 · Granted Mar 17, 2020

Semiconductor device comprising oxide semiconductor

Inventors: Shunpei Yamazaki (Setagaya, JP); Kengo Akimoto (Atsugi, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L29/78696H01L21/0234H01L21/02318H01L21/02323H01L21/02565H01L29/247H01L29/4908H01L29/66969H01L29/7869H01L29/78693
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,593,811
App. No.
16/372,930
Granted
Mar 17, 2020
Kind
B2
Abstract

An object is to provide favorable interface characteristics of a thin film transistor including an oxide semiconductor layer without mixing of an impurity such as moisture. Another object is to provide a semiconductor device including a thin film transistor having excellent electric characteristics and high reliability, and a method by which a semiconductor device can be manufactured with high productivity. A main point is to perform oxygen radical treatment on a surface of a gate insulating layer. Accordingly, there is a peak of the oxygen concentration at an interface between the gate insulating layer and a semiconductor layer, and the oxygen concentration of the gate insulating layer has a concentration gradient. The oxygen concentration is increased toward the interface between the gate insulating layer and the semiconductor layer.

Claims (34)

1. A semiconductor device comprising:

a gate electrode layer;

a gate insulating layer over the gate electrode layer;

an oxide semiconductor layer over the gate electrode layer with the gate insulating layer therebetween, the oxide semiconductor layer comprising indium and zinc;

a first region over the oxide semiconductor layer;

a second region over the oxide semiconductor layer,

a third region over the oxide semiconductor layer, wherein each of the first region, the second region and the third region comprises indium and zinc;

a first electrode layer on the first region; and

a second electrode layer on the second region,

a third electrode layer on the third region between the first electrode layer and the second electrode layer,

wherein the first electrode layer is electrically connected to a pixel electrode, and

wherein the second electrode layer is electrically connected to a source line.

2. The semiconductor device according to claim 1 , wherein an oxygen concentration in the oxide semiconductor layer at an interface with the gate insulating layer is higher than at a portion distant from the interface.

3. The semiconductor device according to claim 1 , wherein the oxide semiconductor layer further comprises gallium.

4. The semiconductor device according to claim 1 , wherein each of the first electrode layer and the second electrode layer comprises a metal selected from the group consisting of aluminum, copper, titanium and molybdenum.

5. The semiconductor device according to claim 1 , wherein an oxygen concentration in the first region and the second region is lower than an oxygen concentration in the oxide semiconductor layer.

6. A semiconductor device comprising:

a gate electrode layer;

a gate insulating layer over the gate electrode layer;

an oxide semiconductor layer over the gate electrode layer with the gate insulating layer therebetween, the oxide semiconductor layer comprising indium and zinc;

a first region over the oxide semiconductor layer;

a second region over the oxide semiconductor layer,

a third region over the oxide semiconductor layer, wherein each of the first region, the second region and third region comprises indium and zinc;

a first electrode layer on the first region; and

a second electrode layer on the second region,

a third electrode layer on the third region between the first electrode layer and the second electrode layer,

wherein the first electrode layer, the second electrode layer and the third electrode layer overlap with the gate electrode layer,

wherein the first electrode layer is electrically connected to a pixel electrode, and

wherein second electrode layer is electrically connected to a source line.

7. The semiconductor device according to claim 6 , wherein each of the first region and the second region comprises crystal grains having a diameter of 1 nm to 10 nm.

8. The semiconductor device according to claim 6 , wherein an oxygen concentration in the oxide semiconductor layer at an interface with the gate insulating layer is higher than at a portion distant from the interface.

9. The semiconductor device according to claim 6 , wherein each of the first region and the second region further comprises gallium.

10. The semiconductor device according to claim 6 , wherein the gate electrode layer comprises a metal selected from the group consisting of titanium, molybdenum, chromium, tantalum, tungsten, aluminum and an alloy thereof.

11. The semiconductor device according to claim 6 , wherein an oxygen concentration in the first region and the second region is lower than an oxygen concentration in the oxide semiconductor layer.

Priority Claims (1)
JP 2008-224034 · Sep 1, 2008 · national
Continuity (6)
Continuation 15909165 · Mar 1, 2018
Continuation 14947109 · Nov 20, 2015
Continuation 14471632 · Aug 28, 2014
Continuation 13356044 · Jan 23, 2012
Continuation 12549415 · Aug 28, 2009
Related Publication 20190288120A1 · Sep 19, 2019