IP Library Granted Patent US 10,921,314
Granted Patent B2
US 10,921,314 · App. 16/427,749 · Granted Feb 16, 2021

Method of making an integrated circuit for a single-molecule nucleic-acid assay platform

Inventors: Kenneth L. Shepard (Ossining, NY); Steven Warren (White Plains, NY); Scott Trocchia (Edgewater, NJ); Yoonhee Lee (New York, NY); Erik Young (Tappan, NY)
Assignee: THE TRUSTEES OF COLUMBIA UNIVERSITY IN THE CITY OF NEW YORK
G01N33/5308B01L3/502707B01L7/52B82Y10/00G01N27/4145G01N27/4146H01L51/0002H01L51/0048H01L51/0049B01J2219/00653B01J2219/00722B01L2300/0645B01L2300/0663B01L2300/0887B01L2300/0896B01L2300/1827B82Y15/00B82Y40/00H01L24/48H01L29/0673H01L29/775H01L51/0558H01L2224/45015H01L2224/45099H01L2224/45144H01L2224/48227H01L2924/00H01L2924/00014H01L2924/12032H01L2924/207
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,921,314
App. No.
16/427,749
Granted
Feb 16, 2021
Kind
B2
Abstract

Methods of making an integrated circuit for a single-molecule nucleic-acid assay platform. In one example, the method includes adhering a carbon nanotube to a surface of a transfer film, the transfer film comprising gold or a polymer; placing the surface of the transfer film on a CMOS integrated circuit; releasing the carbon nanotube from the transfer film; and forming a pair of post-processed electrodes proximate opposing ends of the carbon nanotube, the post-processed electrodes electrically connecting the carbon nanotube to the CMOS integrated circuit. The method can also include exposing the carbon nanotube to a diazonium salt solution to form a point defect on a portion of the carbon nanotube.

Claims (66)

1. A method of making an integrated circuit for a single-molecule nucleic-acid assay platform, comprising:

adhering a carbon nanotube to a surface of a transfer film;

placing the surface of the transfer film on a CMOS integrated circuit;

releasing the carbon nanotube from the transfer film; and

forming a pair of post-processed electrodes proximate opposing ends of the carbon nanotube, the post-processed electrodes electrically connecting the carbon nanotube to the CMOS integrated circuit.

2. The method of claim 1 , wherein the transfer film comprises gold or a polymer.

3. The method of claim 1 , further comprising chemically removing the transfer film to release the carbon nanotube.

4. The method of claim 3 , wherein:

chemically removing the transfer film comprises wet etching the transfer film, and

the transfer film comprises gold.

5. The method of claim 3 , wherein

chemically removing the transfer film comprises soaking the CMOS integrated circuit in an organic solvent, and

the transfer film comprises a polymer.

6. The method of claim 1 , further comprising:

placing the nanotube on a transfer substrate;

depositing the transfer film on the transfer substrate; and

lifting off the transfer film from the transfer substrate, the transfer film comprising the nanotube.

7. The method of claim 6 , further comprising growing the nanotube on the transfer substrate.

8. The method of claim 7 , wherein:

the transfer film comprises a polymer, and

depositing the transfer film comprises spinning the polymer onto the transfer substrate.

9. The method of claim 7 , wherein:

the transfer film comprises gold, and

depositing the transfer film comprises physical vapor depositing and/or electroplating the gold onto the transfer substrate.

10. The method of claim 1 , wherein forming the pair of post-processed electrodes comprises depositing titanium, palladium, gold, platinum, silver, chromium, and/or aluminum on a pair of surface-exposed electrodes.

11. The method of claim 1 , wherein forming the pair of post-processed electrodes comprises etching away a pair of surface-exposed electrodes and replacing the pair of surface-exposed electrodes with a pair of electrodes that comprise titanium, palladium, gold, platinum, silver, chromium, and/or aluminum.

12. The method of claim 1 , further comprising forming one or more reference electrodes on the CMOS integrated circuit to allow control of an electrolytic gating potential.

13. The method of claim 12 , wherein the one or more reference electrodes comprise platinum, palladium, and/or silver.

14. The method of claim 13 , wherein:

the one or more reference electrodes comprise a silver electrode, and

the silver electrode is converted into a silver-chloride electrode.

15. A method of making an integrated circuit for a single-molecule nucleic-acid assay platform, comprising:

spraying a carbon nanotube suspension on the surface of the CMOS integrated circuit, the carbon nanotube suspension comprising a liquid and carbon nanotubes;

evaporating the liquid from the carbon nanotube suspension to deposit the carbon nanotubes on the surface of the CMOS integrated circuit; and

forming a pair of post-processed electrodes proximate opposing ends of one or more of the carbon nanotubes, the post-processed electrodes electrically connecting the one or more carbon nanotubes to the CMOS integrated circuit.

16. The method of claim 15 , further comprising rasterizing the CMOS integrated circuit and/or a spray nozzle during the spraying.

17. The method of claim 15 , further comprising spraying the carbon nanotube suspension from a print head nozzle or an ultrasonic nozzle.

18. The method of claim 17 , further comprising heating the CMOS integrated circuit to evaporate the liquid from the carbon nanotube suspension.

19. The method of claim 15 , wherein forming the pair of post-processed electrodes comprises etching away a pair of surface-exposed electrodes and replacing the pair of surface-exposed electrodes with a pair of electrodes that comprise titanium, palladium, gold, platinum, silver, chromium, and/or aluminum.

20. The method of claim 15 , further comprising forming one or more reference electrodes on the CMOS integrated circuit to allow control of an electrolytic gating potential.

21. The method of claim 20 , wherein the one or more reference electrodes comprise platinum, palladium, and/or silver.

22. The method of claim 21 , wherein:

the one or more reference electrodes comprise a silver electrode, and

the silver electrode is converted into a silver-chloride electrode.

23. A method of making an integrated circuit for a single-molecule nucleic-acid assay platform, comprising:

forming a pair of electrodes on opposing ends of a carbon nanotube, the electrodes electrically connecting the carbon nanotube to a CMOS integrated circuit;

exposing the carbon nanotube to a diazonium salt solution; and

applying a reaction liquid-gate bias voltage that promotes a reaction between (a) the diazonium salt solution and (b) the carbon nanotube to form a point defect on a portion of the carbon nanotube.

24. The method of claim 23 , further comprising:

applying an initial liquid-gate bias voltage to inhibit the reaction; and

adjusting the liquid-gate bias voltage to the reaction liquid-gate bias voltage to promote the reaction.

25. The method of claim 24 , further comprising:

monitoring an electrical current through the carbon nanotube while applying the reaction liquid-gate bias voltage; and

detecting a discrete drop in the electrical current through the carbon nanotube; and

returning the liquid-gate bias voltage to the initial liquid-gate bias voltage after detecting the discrete drop.

26. The method of claim 24 , further comprising:

applying the reaction liquid-gate bias voltage for a predetermined time period; and

returning the liquid-gate bias voltage to the initial liquid-gate bias voltage at the end of the predetermined time period.

27. The method of claim 24 , further comprising:

exposing the carbon nanotube to the diazonium salt solution for a predetermined time period; and

rinsing the surface of the CMOS integrated circuit to halt a reaction between (a) the diazonium salt solution and (b) the carbon nanotube to form the point defect.

28. The method of claim 24 , further comprising depositing a photoresist or an e-beam resist on a portion of the surface of the CMOS integrated circuit prior to exposing the carbon nanotube to the diazonium salt solution to define an isolated exposed region on the surface of the CMOS integrated circuit for a reaction between the carbon nanotube and the diazonium salt solution.

29. The method of claim 23 , further comprising:

exposing the carbon nanotube to the diazonium salt solution for a predetermined time period; and

rinsing the surface of the CMOS integrated circuit to halt a reaction between (a) the diazonium salt solution and (b) the carbon nanotube to form the point defect.

30. The method of claim 23 , further comprising depositing a photoresist or an e-beam resist on a portion of the surface of the CMOS integrated circuit prior to exposing the carbon nanotube to the diazonium salt solution to define an isolated exposed region on the surface of the CMOS integrated circuit for a reaction between the carbon nanotube and the diazonium salt solution.

Assignments (2)
CONFIRMATORY LICENSE Recorded May 29, 2020
From: COLUMBIA UNIVERSITY
To: NATIONAL SCIENCE FOUNDATION
Reel/Frame 052796/0774 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2019
From: YOUNG, ERIK F.; SHEPARD, KENNETH L.; TROCCHIA, SCOTT; WARREN, STEVEN; LEE, YOONHEE
To: THE TRUSTEES OF COLUMBIA UNIVERSITY IN THE CITY OF NEW YORK
Reel/Frame 049787/0488 →
Continuity (7)
Continuation In Part 15799044 · Oct 31, 2017
Division 14509766 · Oct 8, 2014
Continuation PCTUS2013031745 · Mar 14, 2013
Provisional Application 61636459 · Apr 20, 2012
Provisional Application 61680094 · Aug 6, 2012
Provisional Application 62679487 · Jun 1, 2018
Related Publication 20190317084A1 · Oct 17, 2019