IP Library › Granted Patent US 10,622,382
Granted Patent B2
US 10,622,382 · App. 16/430,484 · Granted Apr 14, 2020

Semiconductor device and display device

Inventors: Hajime Kimura (Kanagawa, JP); Atsushi Umezaki (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L27/1225G02F1/1339G02F1/1368G02F1/13306G02F1/136213G02F1/136286G11C19/28H01L27/088H01L27/124H01L27/127H01L27/1244H01L27/1251H01L27/1255H01L27/1288H01L29/41733H01L29/42384H01L29/7869H01L29/78696G02F1/133345G02F1/134309G02F2001/133302G02F2201/121G02F2201/123G09G3/3677G09G2310/0251G09G2310/08G09G2330/021
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,622,382
App. No.
16/430,484
Granted
Apr 14, 2020
Kind
B2
Abstract

A semiconductor device including a circuit which does not easily deteriorate is provided. The semiconductor device includes a first transistor, a second transistor, a first switch, a second switch, and a third switch. A first terminal of the first transistor is connected to a first wiring. A second terminal of the first transistor is connected to a second wiring. A gate and a first terminal of the second transistor are connected to the first wiring. A second terminal of the second transistor is connected to a gate of the first transistor. The first switch is connected between the second wiring and a third wiring. The second switch is connected between the second wiring and the third wiring. The third switch is connected between the gate of the first transistor and the third wiring.

Claims (164)

1. A semiconductor device comprising:

a first transistor;

a second transistor;

a third transistor;

a fourth transistor;

a fifth transistor;

a sixth transistor;

a seventh transistor;

an eighth transistor;

a ninth transistor; and

a tenth transistor,

wherein the first transistor, the second transistor the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, the ninth transistor and the tenth transistor have a same conductivity type,

wherein one of a source and a drain of the first transistor is electrically connected to one of a source and a drain of the second transistor,

wherein one of a source and a drain of the third transistor is electrically connected to one of a source and a drain of the fourth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to one of a source and a drain of the fifth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to one of a source and a drain of the sixth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to a gate of the first transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to a gate of the eighth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to a gate of the tenth transistor,

wherein one of a source and a drain of the seventh transistor is electrically connected to one of a source and a drain of the eighth transistor,

wherein the one of the source and the drain of the seventh transistor is electrically connected to a gate of the second transistor,

wherein the one of the source and the drain of the seventh transistor is electrically connected to a gate of the fourth transistor,

wherein one of a source and a drain of the ninth transistor is electrically connected to one of a source and a drain of the tenth transistor,

wherein the one of the source and the drain of the ninth transistor is electrically connected to a gate of the seventh transistor,

wherein the other of the source and the drain of the second transistor is electrically connected to a first wiring,

wherein the other of the source and the drain of the fourth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the fifth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the eighth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the tenth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the third transistor is electrically connected to a second wiring,

wherein the other of the source and the drain of the third transistor is electrically connected to a gate of the third transistor,

wherein the other of the source and the drain of the sixth transistor is electrically connected to the second wiring,

wherein the other of the source and the drain of the seventh transistor is electrically connected to a third wiring,

wherein the other of the source and the drain of the ninth transistor is electrically connected to the third wiring,

wherein the other of the source and the drain of the ninth transistor is electrically connected to a gate of ninth transistor,

wherein a channel width of the third transistor is larger than a channel width of the sixth transistor,

wherein an L level of a signal input to the third wiring is approximately a first potential, and

wherein a potential of the first wiring is approximately the first potential.

2. The semiconductor device according to claim 1 , wherein the first transistor, the second transistor the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, the ninth transistor and the tenth transistor are n-channel transistors.

3. The semiconductor device according to claim 1 , wherein the first transistor, the second transistor the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, the ninth transistor and the tenth transistor are p-channel transistors.

4. A semiconductor device comprising:

a first transistor;

a second transistor;

a third transistor;

a fourth transistor;

a fifth transistor;

a sixth transistor;

a seventh transistor;

an eighth transistor;

a ninth transistor; and

a tenth transistor,

wherein the first transistor, the second transistor the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, the ninth transistor and the tenth transistor have a same conductivity type,

wherein one of a source and a drain of the first transistor is electrically connected to one of a source and a drain of the second transistor,

wherein one of a source and a drain of the third transistor is electrically connected to one of a source and a drain of the fourth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to one of a source and a drain of the fifth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to one of a source and a drain of the sixth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to a gate of the first transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to a gate of the eighth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to a gate of the tenth transistor,

wherein one of a source and a drain of the seventh transistor is electrically connected to one of a source and a drain of the eighth transistor,

wherein the one of the source and the drain of the seventh transistor is electrically connected to a gate of the second transistor,

wherein the one of the source and the drain of the seventh transistor is electrically connected to a gate of the fourth transistor,

wherein one of a source and a drain of the ninth transistor is electrically connected to one of a source and a drain of the tenth transistor,

wherein the one of the source and the drain of the ninth transistor is electrically connected to a gate of the seventh transistor,

wherein the other of the source and the drain of the second transistor is electrically connected to a first wiring,

wherein the other of the source and the drain of the fourth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the fifth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the eighth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the tenth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the third transistor is electrically connected to a second wiring,

wherein the other of the source and the drain of the third transistor is electrically connected to a gate of the third transistor,

wherein the other of the source and the drain of the sixth transistor is electrically connected to the second wiring,

wherein the other of the source and the drain of the seventh transistor is electrically connected to a third wiring,

wherein the other of the source and the drain of the ninth transistor is electrically connected to the third wiring,

wherein the other of the source and the drain of the ninth transistor is electrically connected to a gate of ninth transistor,

wherein a channel width of the third transistor is larger than a channel width of the sixth transistor,

wherein a clock signal is input to the third wiring,

wherein an L level of the clock signal is approximately a first potential, and

wherein a potential of the first wiring is approximately the first potential.

5. The semiconductor device according to claim 4 , wherein the first transistor, the second transistor the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, the ninth transistor and the tenth transistor are n-channel transistors.

6. The semiconductor device according to claim 4 , wherein the first transistor, the second transistor the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, the ninth transistor and the tenth transistor are p-channel transistors.

7. A semiconductor device comprising:

a first transistor;

a second transistor;

a third transistor;

a fourth transistor;

a fifth transistor;

a sixth transistor;

a seventh transistor;

an eighth transistor;

a ninth transistor; and

a tenth transistor,

wherein the first transistor, the second transistor the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, the ninth transistor and the tenth transistor have a same conductivity type,

wherein one of a source and a drain of the first transistor is electrically connected to one of a source and a drain of the second transistor,

wherein one of a source and a drain of the third transistor is electrically connected to one of a source and a drain of the fourth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to one of a source and a drain of the fifth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to one of a source and a drain of the sixth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to a gate of the first transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to a gate of the eighth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to a gate of the tenth transistor,

wherein one of a source and a drain of the seventh transistor is electrically connected to one of a source and a drain of the eighth transistor,

wherein the one of the source and the drain of the seventh transistor is electrically connected to a gate of the second transistor,

wherein the one of the source and the drain of the seventh transistor is electrically connected to a gate of the fourth transistor,

wherein one of a source and a drain of the ninth transistor is electrically connected to one of a source and a drain of the tenth transistor,

wherein the one of the source and the drain of the ninth transistor is electrically connected to a gate of the seventh transistor,

wherein the other of the source and the drain of the second transistor is electrically connected to a first wiring,

wherein the other of the source and the drain of the fourth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the fifth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the eighth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the tenth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the third transistor is electrically connected to a second wiring,

wherein the other of the source and the drain of the third transistor is electrically connected to a gate of the third transistor,

wherein the other of the source and the drain of the sixth transistor is electrically connected to the second wiring,

wherein the other of the source and the drain of the seventh transistor is electrically connected to a third wiring,

wherein the other of the source and the drain of the ninth transistor is electrically connected to the third wiring,

wherein the other of the source and the drain of the ninth transistor is electrically connected to a gate of ninth transistor,

wherein a channel width of the third transistor is larger than a channel width of the sixth transistor,

wherein the other of the source and the drain of the first transistor is electrically connected to a fourth wiring,

wherein an L level of a signal input to the third wiring is approximately a first potential, and

wherein a potential of the first wiring is approximately the first potential.

8. The semiconductor device according to claim 7 , wherein the first transistor, the second transistor the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, the ninth transistor and the tenth transistor are n-channel transistors.

9. The semiconductor device according to claim 7 , wherein the first transistor, the second transistor a third transistor, a fourth transistor, a fifth transistor, a sixth transistor, a seventh transistor, an eighth transistor, a ninth transistor and a tenth transistor are p-channel transistors.

10. A semiconductor device comprising:

a first transistor;

a second transistor;

a third transistor;

a fourth transistor;

a fifth transistor;

a sixth transistor;

a seventh transistor;

an eighth transistor;

a ninth transistor; and

a tenth transistor,

wherein the first transistor, the second transistor the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, the ninth transistor and the tenth transistor have a same conductivity type,

wherein one of a source and a drain of the first transistor is electrically connected to one of a source and a drain of the second transistor,

wherein one of a source and a drain of the third transistor is electrically connected to one of a source and a drain of the fourth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to one of a source and a drain of the fifth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to one of a source and a drain of the sixth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to a gate of the first transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to a gate of the eighth transistor,

wherein the one of the source and the drain of the third transistor is electrically connected to a gate of the tenth transistor,

wherein one of a source and a drain of the seventh transistor is electrically connected to one of a source and a drain of the eighth transistor,

wherein the one of the source and the drain of the seventh transistor is electrically connected to a gate of the second transistor,

wherein the one of the source and the drain of the seventh transistor is electrically connected to a gate of the fourth transistor,

wherein one of a source and a drain of the ninth transistor is electrically connected to one of a source and a drain of the tenth transistor,

wherein the one of the source and the drain of the ninth transistor is electrically connected to a gate of the seventh transistor,

wherein the other of the source and the drain of the second transistor is electrically connected to a first wiring,

wherein the other of the source and the drain of the fourth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the fifth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the eighth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the tenth transistor is electrically connected to the first wiring,

wherein the other of the source and the drain of the third transistor is electrically connected to a second wiring,

wherein the other of the source and the drain of the third transistor is electrically connected to a gate of the third transistor,

wherein the other of the source and the drain of the sixth transistor is electrically connected to the second wiring,

wherein the other of the source and the drain of the seventh transistor is electrically connected to a third wiring,

wherein the other of the source and the drain of the ninth transistor is electrically connected to the third wiring,

wherein the other of the source and the drain of the ninth transistor is electrically connected to a gate of ninth transistor,

wherein a channel width of the third transistor is larger than a channel width of the sixth transistor,

wherein a clock signal is input to the third wiring,

wherein the other of the source and the drain of the first transistor is electrically connected to a fourth wiring,

wherein an L level of the clock signal is approximately a first potential, and

wherein a potential of the first wiring is approximately the first potential.

11. The semiconductor device according to claim 10 , wherein the first transistor, the second transistor the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, the ninth transistor and the tenth transistor are n-channel transistors.

12. The semiconductor device according to claim 10 , wherein the first transistor, the second transistor the third transistor, the fourth transistor, the fifth transistor, the sixth transistor, the seventh transistor, the eighth transistor, the ninth transistor and the tenth transistor are p-channel transistors.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 4, 2019
From: KIMURA, HAJIME; UMEZAKI, ATSUSHI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 049363/0172 →
Priority Claims (1)
JP 2009-209099 · Sep 10, 2009 · national
Continuity (7)
Continuation 16275385 · Feb 14, 2019
Continuation 15810228 · Nov 13, 2017
Continuation 15334397 · Oct 26, 2016
Continuation 15231851 · Aug 9, 2016
Continuation 14658403 · Mar 16, 2015
Continuation 12875808 · Sep 3, 2010
Related Publication 20190305008A1 · Oct 3, 2019
Cited By (2)
US 12,190,842 US 12,406,605