IP Library Granted Patent US 11,294,807
Granted Patent B2
US 11,294,807 · App. 16/452,128 · Granted Apr 5, 2022

Delayed write failure logging

Inventors: Rajeev Nagabhirava (Santa Clara, CA); Avichay Haim Hodes (Kfar Ben-Nun, IL); Judah Gamliel Hahn (Ofra, IL)
Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.
G06F12/0804G06F11/1471G06F12/10G06F2201/82G06F2212/1032
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,294,807
App. No.
16/452,128
Granted
Apr 5, 2022
Kind
B2
Abstract

The present disclosure generally relates to a method and device for reduce the amount of energy used to revert data within a storage device to a consistent state after a power loss event. Once power is lost from a host device, and prior to complete shutdown, a log is created within non-volatile memory (NVM) of the storage device. The log contains logical block addresses (LBAs) corresponding to data that experienced a write failure. At the next power-on event, the log is checked to see if any LBAs are present. If LBAs are present in the log, then the data that experienced a write failure can be properly written to the storage device.

Claims (25)

1. A storage device, comprising: a non-volatile memory; and a controller configured to, upon detection of a power loss event, write logical block address (LBA) ranges to a log stored in the non-volatile memory and to provide the log to a host device so that the host device has knowledge of delayed write failure and the LBA ranges stored in the log, and wherein the LBA ranges are associated with completed write commands not yet programmed to the non-volatile memory.

2. The storage device of claim 1 , further comprising a capacitor coupled to the controller.

3. The storage device of claim 1 , wherein the controller is configured to mark the LBA ranges as bad.

4. The storage device of claim 1 , wherein the controller is configured to detect the power loss event.

5. The storage device of claim 1 , wherein the controller is configured to enumerate all completed write commands in which data was not committed to the non-volatile memory.

6. The storage device of claim 1 , wherein the log is a single page.

7. The storage device of claim 1 , wherein the non-volatile memory is NAND.

8. The storage device of claim 1 , wherein the storage device is client grade SSD.

9. The storage device of claim 1 , wherein the controller is configured to:

read LBA ranges from the log, and wherein the log is a page that lists delayed write failures; and

provide the LBA ranges to a host device.

10. A storage device, comprising: a memory device; and a controller coupled to the memory device, wherein the controller is configured to: write logical block address (LBA) ranges to a log storage in the memory device upon detection of a power loss event; and provide the LBA ranges to a host device so that the host device has knowledge of delayed write failure and the LBA ranges stored in the log storage, and wherein the LBA ranges are associated with completed write commands not yet programmed to the memory device.

11. The storage device of claim 10 , further comprising a device to deliver power to the storage device after detection of the power loss event.

12. The storage device of claim 10 , further comprising a device to receive a power loss signal.

13. A storage device, comprising: at least one memory device containing a delayed write failure log page; and a controller coupled to the at least one memory device, the controller configured to: detect a power loss event;

enumerate all completed write commands in which data was not committed to the memory device; writing one or more logical block address (LBA) ranges to the delayed write failure log page, wherein the one or more LBA ranges correspond to the data associated with completed write commands that was not committed to the memory device; and deliver the one or more LBA ranges to a host device so that the host device has knowledge of delayed write failure and the one or more LBA ranges stored in the log.

14. The storage device of claim 13 , wherein the controller is further configured to:

power on the storage device; and

check the delayed write failure log page for one or more LBA ranges.

15. The storage device of claim 14 , wherein the controller is further configured to make the delayed write failure log page available to the host device.

16. The storage device of claim 14 , wherein the controller is further configured to receive the data that was not committed to the memory device from locations other than a host device, wherein the receiving occurs after powering up the storage device.

17. The storage device of claim 13 , wherein the controller is further configured to mark the one or more LBA ranges as bad in the delayed write failure log page.

18. The storage device of claim 17 , wherein the controller is further configured to communicate to the host device that the one or more LBA ranges are bad.

19. The storage device of claim 13 , wherein the memory device is NAND.

20. The storage device of claim 13 , wherein the controller is further configured to receive power from a capacitor after detecting the power loss event and prior to writing the LBA ranges to the delayed write failure log page.

Assignments (10)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
RELEASE OF SECURITY INTEREST AT REEL 052915 FRAME 0566 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059127/0001 →
SECURITY INTEREST Recorded Feb 6, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 052915/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2019
From: NAGABHIRAVA, RAJEEV; HODES, AVICHAY HAIM; HAHN, JUDAH GAMLIEL
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 049658/0131 →
Cited By (1)
US 12,216,914