IP Library Granted Patent US 10,818,759
Granted Patent B2
US 10,818,759 · App. 16/459,685 · Granted Oct 27, 2020

Self aligned replacement metal source/drain finFET

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,818,759
App. No.
16/459,685
Granted
Oct 27, 2020
Kind
B2
Abstract

A fin-shaped field effect transistor (finFET) device comprising includes a substrate. an insulating layer displaced over the substrate, and a fin. The device also includes a gate formed over the fin, the gate including: a gate stack; and a high-k dielectric on opposing side of the gate stack. The device further includes metallic source and drain regions formed over the fin and on opposing sides of the gate.

Claims (40)

1. A fin-shaped field effect transistor (finFET) device comprising:

a fin disposed upon a substrate;

a gate comprising two sidewall spacers, the gate being arranged over and around the fin, wherein the fin has:

a first region having a top surface disposed a first height above the substrate where it passes through the gate,

a second region abutting the first region: having a top surface disposed a second height above the substrate, being disposed outside the gate on a first side, and the second height being less than the first height,

a third region abutting the first region: having a top surface disposed the second height above the substrate, and being disposed outside the gate on a second side,

a first substantially vertical surface where the first region abuts the second region, and

a second substantially vertical surface where the first region abuts the third region;

a silicide layer covering the top surfaces of the second and third regions and the first and second substantially vertical surfaces of the fin;

a first metallic source and drain region covering the silicide layer on the first side of the gate; and

a second metallic source and drain region covering the silicide layer on the second side of the gate.

2. The finFET device of claim 1 , wherein the fin and the substrate comprise the same material.

3. The finFET device of claim 2 , wherein the fin extends upwardly from the substrate and through an insulating layer arranged on the substrate.

4. The finFET device of claim 1 , wherein the fin and the substrate comprise the same material, and the fin extends upwardly from a top surface of an insulating layer arranged on the substrate.

5. The finFET device of claim 1 , wherein the silicide layer comprises nickel.

6. The finFET device of claim 1 , wherein the silicide layer comprises platinum.

7. The finFET device of claim 1 , wherein the silicide layer comprises erbium.

8. The finFET device of claim 1 , wherein the first and second metallic source and drain regions comprise a metal.

9. The finFET device of claim 8 , wherein the metal is Al, W, Cu, or a combination thereof.

10. The finFET device of claim 1 , wherein the gate comprises a metal gate stack.

11. A fin-shaped field effect transistor (finFET) device comprising:

a fin disposed upon a substrate;

a gate comprising a dielectric layer, a workfunction metal, a gate metal, and two sidewall spacers, the gate being arranged over and around the fin, wherein the fin has:

a first region having a top surface disposed a first height above the substrate where it passes through the gate,

a second region abutting the first region: having a top surface disposed a second height above the substrate, being disposed outside the gate on a first side, and the second height being less than the first height,

a third region abutting the first region: having a top surface disposed the second height above the substrate, and being disposed outside the gate on a second side,

a first substantially vertical surface where the first region abuts the second region, and

a second substantially vertical surface where the first region abuts the third region;

a silicide layer covering the top surfaces of the second and third regions and the first and second substantially vertical surfaces of the fin;

a first metallic source and drain region covering the silicide layer on the first side of the gate; and

a second metallic source and drain region covering the silicide layer on the second side of the gate.

12. The finFET device of claim 11 , wherein the fin and the substrate comprise the same material.

13. The finFET device of claim 12 , wherein the fin extends upwardly from the substrate and through an insulating layer arranged on the substrate.

14. The finFET device of claim 11 , wherein the fin and the substrate comprise the same material, and the fin extends upwardly from a top surface of an insulating layer arranged on the substrate.

15. The finFET device of claim 11 , wherein the silicide layer comprises nickel.

16. The finFET device of claim 11 , wherein the silicide layer comprises platinum.

17. The finFET device of claim 11 , wherein the silicide layer comprises erbium.

18. The finFET device of claim 11 , wherein the first and second metallic source and drain regions comprise a metal.

19. The finFET device of claim 18 , wherein the metal is Al, W, Cu, or a combination thereof.

20. The finFET device of claim 11 , wherein the dielectric layer comprises a high-k dielectric layer.

Assignments (6)
CHANGE OF NAME Recorded Sep 27, 2024
From: TESSERA LLC
To: ADEIA SEMICONDUCTOR SOLUTIONS LLC
Reel/Frame 069067/0454 →
CERTIFICATE OF CONVERSION & CHANGE OF NAME Recorded Oct 7, 2022
From: TESSERA, INC.
To: TESSERA LLC
Reel/Frame 061623/0936 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 16/161,111 PREVIOUSLY RECORDED ON REEL 051489 FRAME 0324. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Aug 3, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA, INC.
Reel/Frame 053389/0252 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2020
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA, INC.
Reel/Frame 051489/0324 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2019
From: ALPTEKIN, EMRE; ROBISON, ROBERT R.; VEGA, REINALDO A.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 049650/0290 →