IP Library Granted Patent US 11,177,835
Granted Patent B2
US 11,177,835 · App. 16/549,930 · Granted Nov 16, 2021

Data storage device

Inventors: Kyoung Lae Cho (Gyeonggi-do, KR); Naveen Kumar (San Jose, CA); Aman Bhatia (San Jose, CA); Yi-Min Lin (San Jose, CA); Chenrong Xiong (San Jose, CA); Fan Zhang (Fremont, CA); Yu Cai (San Jose, CA); Abhiram Prabahkar (San Jose, CA)
Assignee: SK hynix Inc.
H03M13/3707G06F3/064G06F3/0619G06F3/0659G06F3/0679G06F11/1076H03M13/1108H03M13/1111
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,177,835
App. No.
16/549,930
Granted
Nov 16, 2021
Kind
B2
Abstract

A data processing system includes a storage medium, and a controller including a data processing block, configured to receive data from a host, transmit the received data to the storage medium, read data from the storage medium in response to a read request from the host, and decode the read data by the data processing block according to multiple decoding modes. The data processing block includes a first decoder and a second decoder, and is configured to manage the first decoder and the second decoder to run the decoding for the read data, and activate a fast decoding having shorter latency than a normal decoding after a fast decoding condition is satisfied.

Claims (10)

1. A data processing system comprising:

a storage medium, and

a controller including a data processing block, configured to receive data from a host, transmit the received data to the storage medium, read data from the storage medium in response to a read request from the host, and decode the read data by the data processing block according to multiple decoding modes,

wherein the data processing block includes a first decoder and a second decoder, and is configured to manage the first decoder and the second decoder to run the decoding for the read data, and activate a fast decoding having shorter latency than a normal decoding after a fast decoding condition is satisfied.

2. The data processing system according to claim 1 ,

wherein the controller is coupled to the host through a network, and the network is a wireless network.

3. The data processing system according to claim 1 , wherein the fast decoding condition is satisfied when a result of a previous decoding includes at least one among whether the previous decoding is a failure, whether the number of error bits corrected in the previous decoding exceeds a threshold number and whether a decoding iteration count in the previous decoding exceeds a threshold iteration count.

4. The data processing system according to claim 3 , wherein the previous decoding is the normal decoding.

5. The data processing system according to claim 4 , wherein the read data includes data chunks, and

wherein the data processing block performs the previous decoding on a data chunk among the data chunks, and performs the fast decoding on at least one data chunk on which the normal decoding is not yet performed among the data chunks.

Priority Claims (1)
KR 10-2015-0136362 · Sep 25, 2015 · national
Continuity (8)
Continuation In Part 16517144 · Jul 19, 2019
Continuation 16138512 · Sep 21, 2018
Continuation In Part 15016443 · Feb 5, 2016
Continuation In Part 16549930
Continuation In Part 15607260 · May 26, 2017
Continuation In Part 15674134 · Aug 10, 2017
Provisional Application 62374692 · Aug 12, 2016
Related Publication 20190379405A1 · Dec 12, 2019