IP Library Granted Patent US 11,036,435
Granted Patent B2
US 11,036,435 · App. 16/557,129 · Granted Jun 15, 2021

Search time optimization in solid-state devices

Inventors: Sridhar Prudvi Raj Gunda (Karnataka, IN); Lalit Mohan Soni (Karnataka, IN)
Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.
G06F3/0659G06F3/064G06F3/0613G06F3/0679G06F12/0246G06F16/70G06F16/783G06F2212/7201
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,036,435
App. No.
16/557,129
Granted
Jun 15, 2021
Kind
B2
Abstract

Aspects of a storage device include a memory comprising a plurality of memory locations each associated with a physical address, the memory configured to store a plurality of video frames received from a host device at the physical addresses, each of the video frames being associated with a logical address; and a controller configured to store in a partition of the memory the logical addresses for a subset of the video frames, the controller being configured to provide the host access to the partition to read the logical addresses during rapid playback of the video frames. Aspects of the host device include a processor configured to write the video frames to the storage device, to identify the subset of the video frames to the storage device, and during rapid playback, to access the storage device to read the logical address for each video frame in the subset.

Claims (37)

1. A storage device, comprising:

non-volatile memory configured to store a plurality of video frames received from a host device, each of the video frames being associated with a logical address;

volatile memory configured to store the logical address of one or more of the plurality of video frames; and

a controller configured to:

store, in a partition of the non-volatile memory, the logical addresses for a subset of the video frames; and

provide the host device with access to the partition of the non-volatile memory to read one or more of the logical addresses stored in the partition during rapid playback of the plurality of video frames.

2. The storage device of claim 1 , wherein the subset of the video frames are accessed from the partition in response to a read command from the host device for the rapid playback.

3. The storage device of claim 1 , wherein the one or more of the logical addresses stored in the partition are updated based on erasure of corresponding video frames from the non-volatile memory.

4. The storage device of claim 1 , wherein the logical addresses stored in the volatile memory are moved to the partition responsive to a video frame of the subset of the video frames being identified.

5. The storage device of claim 4 , wherein the logical addresses are stored in a circular buffer in the volatile memory.

6. The storage device of claim 5 , wherein an offset for the video frame in the circular buffer is stored in the partition.

7. The storage device of claim 1 , wherein the controller is further configured to store a length of each video frame in the subset of video frames in the partition.

8. A storage device, comprising:

non-volatile memory configured to store each of a plurality of video frames received from a host device at one or more physical addresses of the non-volatile memory;

a controller configured to map, in a portion of the non-volatile memory, the physical address for each of the video frames with a logical address; and

volatile memory configured to store the logical address of one or more of the plurality of video frames;

wherein the controller is further configured to store the logical addresses for a subset of the video frames in a partition of the non-volatile memory separate from the portion of the non-volatile memory.

9. The storage device of claim 8 , wherein the partition is a read-only partition for the host device.

10. The storage device of claim 8 , further comprising a digital signal processing (DSP) chip configured to identify the subset of the video frames to be stored in the partition.

11. The storage device of claim 8 , wherein the controller is further configured to store a length of each video frame in the subset of video frames in the partition.

12. The storage device of claim 8 , wherein the subset of the video frames include main frames.

13. The storage device of claim 12 , wherein the main frames are identified based on information received from the host device.

14. The storage device of claim 13 , wherein:

the information comprises a previous frame; and

a video frame is identified as a main frame based on a comparison with the previous frame.

15. The storage device of claim 12 , wherein:

the main frames are identified using at least one of artificial intelligence or a digital signal processing (DSP) chip; and

the main frames are further identified based on application-specific features.

16. The storage device of claim 8 , wherein the controller is further configured to move the logical addresses stored in the volatile memory to the partition responsive to a video frame of the subset of the video frames being identified.

17. The storage device of claim 16 , wherein the volatile memory is further configured to store the logical addresses in a circular buffer.

18. The storage device of claim 17 , wherein the controller is further configured to store, in the partition, an offset for the video frame in the circular buffer.

19. A storage device, comprising:

non-volatile memory configured to store each of a plurality of video frames received from a host device at one or more physical addresses of the non-volatile memory;

means for mapping in a portion of the non-volatile memory the physical address for each of the video frames with a logical address;

volatile memory configured to store the logical address of one or more of the plurality of video frames;

means for storing the logical addresses for a subset of the video frames in a partition of the non-volatile memory separate from the portion of the non-volatile memory; and

means for providing the host device with access to the partition of the non-volatile memory to read one or more of the logical addresses stored in the partition during rapid playback of the plurality of video frames.

Assignments (10)
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
RELEASE OF SECURITY INTEREST AT REEL 052915 FRAME 0566 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 059127/0001 →
SECURITY INTEREST Recorded Feb 6, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 052915/0566 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 9, 2019
From: GUNDA, SRIDHAR PRUDVI RAJ; SONI, LALIT MOHAN
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 050313/0135 →