IP Library Granted Patent US 11,183,935
Granted Patent B2
US 11,183,935 · App. 16/667,989 · Granted Nov 23, 2021

Current control for buck-boost converters using conditional offsets

Inventor: Stefan Weiers (Heidelberg, DE)
Assignee: Microchip Technology Incorporated
H02M3/1582H02M1/0025
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,183,935
App. No.
16/667,989
Granted
Nov 23, 2021
Kind
B2
Abstract

A power converter includes an inductor, boost and buck circuits, and a controller circuit. The controller circuit is configured to determine a current through the inductor, generate a buck reference for comparison with the current to control operation of the buck circuit, calculate a variable offset based upon input and output potentials of the power converter and apply the variable offset to the buck reference to generate a boost reference, compare the boost reference with the current to control operation of the boost circuit, and, based upon comparisons of the current with the buck reference and the boost reference, respectively, operate the boost circuit and the buck circuit.

Claims (107)

1. A power converter, comprising:

an inductor;

a boost leg circuit coupled to a first end of the inductor, the boost leg circuit configured to operate the power converter in boost mode;

a buck leg circuit coupled to a second end of the inductor, the buck leg circuit configured to operate the power converter in buck mode; and

a controller circuit configured to:

determine a current through the inductor;

generate a buck reference configured to be compared with the current through the inductor to control operation of the buck leg circuit;

calculate a variable offset based upon input and output potentials of the power converter and apply the variable offset to the buck reference to generate a boost reference;

compare the boost reference with the current through the inductor to control operation of the boost leg circuit;

based upon comparisons of the current through the inductor with the buck reference and the boost reference, respectively, operate the boost leg circuit and the buck leg circuit; and

when the input potential of the power converter is greater than the sum of the output potential of the power converter and a fixed voltage, vary the variable offset linearly with respect to a difference between the input potential of the power converter and a sum of the output potential of the power converter and the fixed voltage.

2. The power converter of claim 1 , wherein the controller circuit is further configured to:

generate the buck reference as a buck reference ramp; and

generate the boost reference as a boost reference ramp;

wherein the buck reference ramp and the boost reference ramp are separated by the variable offset.

3. The power converter of claim 1 , wherein the controller circuit is further configured to calculate the variable offset according to an instant input potential to the power converter.

4. The power converter of claim 1 , wherein the controller circuit is further configured to calculate the variable offset according to an instant output potential from the power converter.

5. The power converter of claim 1 , wherein the controller circuit is further configured to calculate the variable offset as a constant value when the input potential to the power converter is less than the sum of the output potential and a fixed voltage.

6. The power converter of claim 1 , wherein the variable offset is configured to change thresholds to operate the power converter in boost mode, buck-boost mode, or buck mode.

7. A power converter of claim 1 , wherein the controller circuit is further configured to:

utilize the buck reference and the boost reference to operate the boost leg circuit and the buck leg circuit in a boost mode; and

utilize the buck reference and the boost reference to operate the boost leg circuit and the buck leg circuit in a buck mode.

8. A system, comprising:

a voltage input;

a load;

and a power converter configured to provide voltage to the load based on the voltage input, the power converter comprising:

an inductor;

a boost leg circuit coupled to a first end of the inductor, the boost leg circuit configured to operate the power converter in boost mode;

a buck leg circuit coupled to a second end of the inductor, the buck leg circuit configured to operate the power converter in buck mode; and

a controller circuit configured to:

determine a current through the inductor;

generate a buck reference configured to be compared with the current through the inductor to control operation of the buck leg circuit;

calculate a variable offset based upon input and output potentials of the power converter and apply the variable offset to the buck reference to generate a boost reference;

compare the boost reference with the current through the inductor to control operation of the boost leg circuit;

based upon comparisons of the current through the inductor with the buck reference and the boost reference, respectively, operate the boost leg circuit and the buck leg circuit; and

when the input potential of the power converter is greater than the sum of the output potential of the power converter and a fixed voltage, vary the variable offset linearly with respect to a difference between the input potential of the power converter and a sum of the output potential of the power converter and the fixed voltage.

9. The system of claim 8 , wherein the controller circuit is further configured to:

generate the buck reference as a buck reference ramp; and

generate the boost reference as a boost reference ramp;

wherein the buck reference ramp and the boost reference ramp are separated by the variable offset.

10. The system of claim 8 , wherein the controller circuit is further configured to calculate the variable offset according to an instant input potential to the power converter.

11. The system of claim 8 , wherein the controller circuit is further configured to calculate the variable offset according to an instant output potential from the power converter.

12. A method, comprising:

operating a power converter in boost mode and buck mode, the power converter including:

an inductor;

a boost leg circuit coupled to a first end of the inductor; and

a buck leg circuit coupled to a second end of the inductor;

determining a current through the inductor;

generating a buck reference;

comparing the buck reference with the current through the inductor to control operation of the buck leg circuit;

calculating a variable offset based upon input and output potentials of the power converter;

applying the variable offset to the buck reference to generate a boost reference;

comparing the boost reference with the current through the inductor to control operation of the boost leg circuit;

based upon comparisons of the current through the inductor with the buck reference and the boost reference, respectively, operating the boost leg circuit and the buck leg circuit;

when the input potential of the power converter is greater than the sum of the output potential of the power converter and a fixed voltage, varying the variable offset linearly with respect to a difference between the input potential of the power converter and a sum of the output potential of the power converter and the fixed voltage.

13. The method of claim 12 , further comprising:

generating the buck reference as a buck reference ramp; and

generating the boost reference as a boost reference ramp;

wherein the buck reference ramp and the boost reference ramp are separated by the variable offset.

14. The method of claim 12 , further comprising calculating the variable offset according to an instant input potential to the power converter.

15. The method of claim 12 , further comprising calculating the variable offset according to an instant output potential from the power converter.

16. The method of claim 12 , further comprising calculating the variable offset as a constant value when the input potential to the power converter is less than the sum of the output potential and a fixed voltage.

17. The method of claim 12 , further comprising, with the variable offset, changing thresholds to operate the power converter in boost mode, buck-boost mode, or buck mode.

18. A power converter, comprising:

an inductor;

a boost leg circuit coupled to a first end of the inductor, the boost leg circuit configured to operate the power converter in boost mode;

a buck leg circuit coupled to a second end of the inductor, the buck leg circuit configured to operate the power converter in buck mode; and

a controller circuit configured to:

determine a current through the inductor;

generate a buck reference configured to be compared with the current through the inductor to control operation of the buck leg circuit;

calculate a variable offset based upon input and output potentials of the power converter and apply the variable offset to the buck reference to generate a boost reference;

compare the boost reference with the current through the inductor to control operation of the boost leg circuit;

based upon comparisons of the current through the inductor with the buck reference and the boost reference, respectively, operate the boost leg circuit and the buck leg circuit;

utilize the buck reference and the boost reference to operate the boost leg circuit and the buck leg circuit in a boost mode; and

utilize the buck reference and the boost reference to operate the boost leg circuit and the buck leg circuit in a buck mode; and

utilize the buck reference and the boost reference to operate the boost leg circuit and the buck leg circuit in a buck-boost mode.

19. A system, comprising:

a voltage input;

a load;

and a power converter configured to provide voltage to the load based on the voltage input, the power converter comprising:

an inductor;

a boost leg circuit coupled to a first end of the inductor, the boost leg circuit configured to operate the power converter in boost mode;

a buck leg circuit coupled to a second end of the inductor, the buck leg circuit configured to operate the power converter in buck mode; and

a controller circuit configured to:

determine a current through the inductor;

generate a buck reference configured to be compared with the current through the inductor to control operation of the buck leg circuit;

calculate a variable offset based upon input and output potentials of the power converter and apply the variable offset to the buck reference to generate a boost reference;

compare the boost reference with the current through the inductor to control operation of the boost leg circuit;

based upon comparisons of the current through the inductor with the buck reference and the boost reference, respectively, operate the boost leg circuit and the buck leg circuit;

utilize the buck reference and the boost reference to operate the boost leg circuit and the buck leg circuit in a boost mode; and

utilize the buck reference and the boost reference to operate the boost leg circuit and the buck leg circuit in a buck mode; and

utilize the buck reference and the boost reference to operate the boost leg circuit and the buck leg circuit in a buck-boost mode.

20. A method, comprising:

operating a power converter in boost mode and buck mode, the power converter including:

an inductor;

a boost leg circuit coupled to a first end of the inductor; and

a buck leg circuit coupled to a second end of the inductor;

determining a current through the inductor;

generating a buck reference;

comparing the buck reference with the current through the inductor to control operation of the buck leg circuit;

calculating a variable offset based upon input and output potentials of the power converter;

applying the variable offset to the buck reference to generate a boost reference;

comparing the boost reference with the current through the inductor to control operation of the boost leg circuit;

based upon comparisons of the current through the inductor with the buck reference and the boost reference, respectively, operating the boost leg circuit and the buck leg circuit;

utilizing the buck reference and the boost reference to operate the boost leg circuit and the buck leg circuit in a boost mode; and

utilizing the buck reference and the boost reference to operate the boost leg circuit and the buck leg circuit in a buck mode; and

utilizing the buck reference and the boost reference to operate the boost leg circuit and the buck leg circuit in a buck-boost mode.

Assignments (13)
RELEASE OF SECURITY INTEREST Recorded Mar 14, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 060894/0437 →
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059363/0001 →
RELEASE OF SECURITY INTEREST Recorded Mar 10, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059863/0400 →
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0335 →
RELEASE OF SECURITY INTEREST Recorded Feb 28, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059263/0001 →
GRANT OF SECURITY INTEREST IN PATENT RIGHTS Recorded Nov 19, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 058214/0625 →
SECURITY INTEREST Recorded Jun 4, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 057935/0474 →
SECURITY INTEREST Recorded Dec 24, 2020
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 055671/0612 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 053468/0705 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 052856/0909 →
RELEASE OF SECURITY INTEREST Recorded May 30, 2020
From: JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 053466/0011 →
SECURITY INTEREST Recorded Apr 24, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 053311/0305 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 30, 2019
From: WEIERS, STEFAN
To: MICROCHIP TECHNOLOGY INCORPORATED
Reel/Frame 050873/0478 →