IP Library Granted Patent US 11,222,782
Granted Patent B2
US 11,222,782 · App. 16/785,491 · Granted Jan 11, 2022

Self-aligned implants for silicon carbide (SiC) technologies and fabrication method

Inventors: Amaury Gendron-Hansen (Bend, OR); Bruce Odekirk (Bend, OR)
Assignee: Microchip Technology Inc.
H01L21/02378H01L21/02274H01L21/02293H01L21/02579H01L21/0465H01L21/0475H01L21/67075H01L27/0927
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,222,782
App. No.
16/785,491
Granted
Jan 11, 2022
Kind
B2
Abstract

A method for fabricating a silicon carbide semiconductor device includes providing a SiC epitaxial layer disposed over a surface of a SiC substrate, forming an implant aperture in a hardmask layer on a surface of the expitaxial SiC layer, implanting contact and well regions in the SiC epitaxial layer through the hardmask layer, the contact region lying completely within and recessed from edges of the well region by performing one of implanting the well region through the implant aperture, reducing the area of the implant aperture forming a reduced-area contact implant aperture and implanting the contact region through the reduced-area implant aperture to form a contact region, and implanting the contact region through the implant aperture, increasing the area of the implant aperture to form a increased-area well implant aperture and implanting the well region through the increased-area implant aperture to form a well region completely surrounding the contact region.

Claims (24)

1. A method for fabricating a silicon carbide semiconductor device comprising:

providing a silicon carbide (SiC) substrate having a SiC epitaxial layer disposed over a surface of the SiC substrate, the SiC substrate having a first conductivity and the SiC epitaxial layer having the first conductivity;

forming an implant aperture in a hardmask layer on a surface of the SiC epitaxial layer;

implanting a contact region and a well region in the SiC epitaxial layer through the hardmask layer, the contact region and the well region having a doping level of a second conductivity opposite the first conductivity, wherein the contact region lies completely within the well region, is not in contact with a region having the first conductivity and has edges recessed from edges of the well region by performing one of:

implanting the well region through the implant aperture, reducing the area of the implant aperture to form a reduced-area contact implant aperture and then implanting the contact region through the smaller-area implant aperture to form a contact region lying completely within the well region; and

implanting the contact region through the implant aperture, increasing the area of the implant aperture to form an increased-area well implant aperture and then implanting the well region through the increased-area well implant aperture to form a well region completely surrounding the contact region.

2. The method of claim 1 wherein:

implanting the well region comprises forming a p-well region; and

implanting the contact region comprises forming a p-type contact region.

3. The method of claim 1 wherein forming the hardmask layer over the top surface of the SiC epitaxial layer comprises forming a hardmask layer from one of SiO 2 , SiN, SiON, PSG, BPSG, and polysilicon.

4. The method of claim 1 wherein forming the implant aperture in the hardmask layer comprises masking and etching the hardmask layer.

5. The method of claim 4 wherein etching the hardmask layer comprises etching the hardmask layer using one of reactive ion etching and wet etching.

6. The method of claim 1 wherein implanting the well region through the implant aperture in the SiC epitaxial layer comprises implanting Al through the implant aperture.

7. The method of claim 6 wherein implanting Al through the implant aperture comprises implanting Al with an implant dose of from 5E13 to 1E15 atoms/cm 2 , at an implant energy from 200 to 600 KeV.

8. The method of claim 1 wherein reducing the area of the implant aperture to form the reduced-area contact implant aperture comprises forming sidewall spacers on the hardmask layer in the implant aperture.

9. The method of claim 8 wherein forming sidewall spacers on the hardmask layer in the implant aperture comprises depositing SiO 2 using plasma enhanced chemical vapor deposition.

10. The method of claim 1 wherein implanting the contact region comprises implanting Al through the contact aperture with an implant dose of from 1E14 to 1E16 atoms/cm 2 at an energy of from 20 to 150 KeV.

11. The method of claim 10 wherein implanting the p-type contact comprises performing a sequence of implants.

12. The method of claim 1 wherein:

forming the implant aperture in a hardmask layer comprises forming the implant aperture in a polysilicon hardmask layer; and

increasing the area of the implant aperture to form the increased-area well implant aperture comprises oxidizing the surface of the polysilicon hardmask layer and removing the oxide from the surface of the polysilicon hardmask layer to enlarge the contact implant aperture to form the increased-area well implant aperture in the polysilicon hardmask layer.

13. The method of claim 12 wherein forming the implant aperture in the hardmask layer comprises masking and etching the polysilicon hardmask layer.

14. The method of claim 13 wherein etching the polysilicon hardmask layer comprises etching the polysilicon hardmask layer using one of reactive ion etching and wet etching.

15. The method of claim 12 wherein oxidizing the surface of the polysilicon hardmask layer comprises thermally growing SiO 2 on the surface of the polysilicon hardmask layer.

Assignments (13)
RELEASE OF SECURITY INTEREST Recorded Mar 14, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 060894/0437 →
RELEASE OF SECURITY INTEREST Recorded Mar 11, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059363/0001 →
RELEASE OF SECURITY INTEREST Recorded Mar 10, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059863/0400 →
RELEASE OF SECURITY INTEREST Recorded Mar 9, 2022
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059358/0335 →
RELEASE OF SECURITY INTEREST Recorded Feb 28, 2022
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 059263/0001 →
GRANT OF SECURITY INTEREST IN PATENT RIGHTS Recorded Nov 19, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 058214/0625 →
SECURITY INTEREST Recorded Jun 4, 2021
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 057935/0474 →
SECURITY INTEREST Recorded Dec 24, 2020
From: MICROCHIP TECHNOLOGY INCORPORATED; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 055671/0612 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 053468/0705 →
SECURITY INTEREST Recorded Jun 5, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 052856/0909 →
RELEASE OF SECURITY INTEREST Recorded May 30, 2020
From: JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT
To: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
Reel/Frame 053466/0011 →
SECURITY INTEREST Recorded Apr 24, 2020
From: MICROCHIP TECHNOLOGY INC.; SILICON STORAGE TECHNOLOGY, INC.; ATMEL CORPORATION; MICROSEMI CORPORATION; MICROSEMI STORAGE SOLUTIONS, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 053311/0305 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2020
From: GENDRON-HANSEN, AMAURY; ODEKIRK, BRUCE
To: MICROCHIP TECHNOLOGY INC.
Reel/Frame 051757/0875 →
Continuity (2)
Provisional Application 62962871 · Jan 17, 2020
Related Publication 20210225645A1 · Jul 22, 2021