IP Library Granted Patent US 11,018,092
Granted Patent B2
US 11,018,092 · App. 16/791,879 · Granted May 25, 2021

Thinned semiconductor wafer

Inventor: Michael J. Seddon (Gilbert, AZ)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L23/544H01L21/02013H01L21/02016H01L21/02035H01L21/304H01L21/6835H01L21/78H01L23/562H01L21/6836H01L2221/68327H01L2223/5446H01L2223/54433H01L2223/54453H01L2223/54493
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,018,092
App. No.
16/791,879
Granted
May 25, 2021
Kind
B2
Abstract

A semiconductor wafer has a base material with a first thickness and first and second surfaces. A wafer scribe mark is disposed on the first surface of the base material. A portion of an interior region of the second surface of the base material is removed to a second thickness less than the first thickness, while leaving an edge support ring of the base material of the first thickness and an asymmetric width around the semiconductor wafer. The second thickness of the base material is less than 75 micrometers. The wafer scribe mark is disposed within the edge support ring. The removed portion of the interior region of the second surface of the base material is vertically offset from the wafer scribe mark. A width of the edge support ring is wider to encompass the wafer scribe mark and narrower elsewhere around the semiconductor wafer.

Claims (30)

1. A semiconductor wafer including a base material, comprising:

an edge support ring of the base material having an asymmetric width around the semiconductor wafer; and

an alignment notch formed on a side surface of the edge support ring;

wherein a wafer scribe mark is disposed on and within a first surface of the edge support ring and aligned with the alignment notch.

2. The semiconductor wafer of claim 1 , wherein the wafer scribe mark is an identification mark.

3. The semiconductor wafer of claim 1 , wherein an interior thickness of the base material is less than 75 micrometers.

4. The semiconductor wafer of claim 1 , wherein an interior thickness of the base material is 10-50 micrometers.

5. The semiconductor wafer of claim 1 , wherein a widest width of the edge support ring is between 1.5-2.0 millimeters wider than a narrowest width of the edge support ring.

6. The semiconductor wafer of claim 1 , wherein an interior region of the base material is offset from the wafer scribe mark.

7. The semiconductor wafer of claim 1 , wherein a width of the edge support ring is wider to encompass the wafer scribe mark and narrower elsewhere around the semiconductor wafer.

8. The semiconductor wafer of claim 1 , wherein the asymmetric width of the edge support ring is 3.0-5.0 millimeters to encompass the wafer scribe mark and 2.0-4.2 millimeters elsewhere around the semiconductor wafer.

9. A semiconductor wafer including a base material, comprising:

an edge support ring of the base material having an asymmetric width around the semiconductor wafer; and

an alignment notch formed on a side surface of the edge support ring;

wherein a wafer scribe mark is formed on and comprised within a first surface of the edge support ring and aligned to the alignment notch; and

wherein a first thickness of the edge support ring is uniform around the semiconductor wafer.

10. The semiconductor wafer of claim 9 , wherein the wafer scribe mark is an identification mark.

11. The semiconductor wafer of claim 9 , wherein a thickness of an interior region of the base material is less than 75 micrometers.

12. The semiconductor wafer of claim 9 , wherein a thickness of an interior region of the base material is 10-50 micrometers.

13. The semiconductor wafer of claim 9 , wherein a widest width of the edge support ring is between 1.5-2.0 millimeters wider than a narrowest width of the edge support ring.

14. The semiconductor wafer of claim 9 , wherein an interior region of the base material is offset from the wafer scribe mark.

15. The semiconductor wafer of claim 9 , wherein a width of the edge support ring is wider to encompass the wafer scribe mark and narrower elsewhere around the semiconductor wafer.

16. The semiconductor wafer of claim 9 , wherein the asymmetric width of the edge support ring is 3.0-5.0 millimeters to encompass the wafer scribe mark and 2.0-4.2 millimeters elsewhere around the semiconductor wafer.

17. A semiconductor wafer including a base material, comprising:

an edge support ring of the base material having an asymmetric width around the semiconductor wafer;

a wafer scribe mark oriented in a straight line on a first surface of the edge support ring;

wherein a widest width of the edge support ring is between 1.5-2.0 millimeters wider than a narrowest width of the edge support ring.

18. The semiconductor wafer of claim 17 , wherein the wafer scribe mark is an identification mark.

19. The semiconductor wafer of claim 17 , wherein an interior region of the base material is offset from the wafer scribe mark.

20. The semiconductor wafer of claim 17 , further comprising an alignment formed on a sidewall of the edge support ring and aligned with the wafer scribe mark.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 052656, FRAME 0842 Recorded Jun 23, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064080/0149 →
SECURITY INTEREST Recorded May 13, 2020
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 052656/0842 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 14, 2020
From: SEDDON, MICHAEL J.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 051826/0397 →
Continuity (3)
Continuation 16133178 · Sep 17, 2018
Division 15223405 · Jul 29, 2016
Related Publication 20200185334A1 · Jun 11, 2020