Multi-module integrated interposer and semiconductor device formed therefrom
A semiconductor device is disclosed including a multi-module interposer for enabling communication between one or more semiconductor dies within the device and a host device on which the semiconductor device is mounted. The multi-module interposer may be formed at the wafer level, and provides fan-out signal paths to and from the one or more dies in the device. Additionally, the multi-module interposer allows any of a variety of different semiconductor packaging configurations to be formed at the wafer level, including for example wire bonded packages, flip chip packages and through silicon via (TSV) packages.
1. A semiconductor wafer, comprising:
a plurality of multi-module interposers, the plurality of multi-module interposers each comprising:
a plurality of bond pads on a first surface of each multi-module interposer,
a redistribution layer comprising a plurality of contact pads on a second surface of each multi-module interposer opposite the first surface, the plurality of contact pads on the second surface electrically coupled to select ones of the plurality of bond pads on the first surface; and
a plurality of semiconductor dies mounted on and electrically coupled to the plurality of multi-module interposers, different multi-module interposers of the plurality of multi-module interposers having different configurations of bond pads, of the plurality of bond pads, for receiving different configurations of the plurality of semiconductor dies.
2. The semiconductor wafer of claim 1 , wherein the different configurations of the plurality of semiconductor dies comprise at least two of: i) a group of wire bonded semiconductor dies, ii) a flip chip semiconductor die and iii) a group of semiconductor dies electrically connected to each other by through silicon vias.
3. The semiconductor wafer of claim 1 , wherein the different configurations of bond pads comprise a first pattern of bond pads on the first surface of a first multi-module interposer of the plurality of multi-module interposers, a second pattern of bond pads, different than the first pattern of bond pads, on the first surface of a second multi-module interposer of the plurality of multi-module interposers, and a third pattern of bond pads, different than the first and second patterns of bond pads, on the first surface of a third multi-module interposer of the plurality of multi-module interposers.
4. The semiconductor wafer of claim 3 , wherein the first pattern of bond pads is configured to receive a first configuration of the plurality of semiconductor dies, the second pattern of bond pads is configured to receive a second configuration of the plurality of semiconductor dies different than the first configuration, and the third pattern of bond pads is configured to receive a third configuration of the plurality of semiconductor dies different than the first and second configurations.
5. The semiconductor wafer of claim 1 , wherein the each of the multi-module interposers comprises a fan-out signal path wherein an area of the second surface of each multi-module interposer having the plurality of contact pads is larger than an area of the first surface of each multi-module interposer having the plurality of bond pads.
6. The semiconductor wafer of claim 1 , further comprising a plurality of solder balls affixed to the plurality of contact pads on the second surface of each of the plurality of multi-module interposers.
7. A plurality of semiconductor devices, each from the same semiconductor wafer and comprising:
a multi-module interposer, comprising:
a plurality of bond pads on a first surface of the multi-module interposer,
a redistribution layer comprising a plurality of contact pads on a second surface of the multi-module interposer opposite the first surface, the plurality of contact pads on the second surface electrically coupled to select ones of the plurality of bond pads
on the first surface; and
one or more dies mounted on the multi-module interposer and electrically coupled to the plurality of bond pads;
wherein the plurality of semiconductor devices from the same wafer include different patterns of bond pads of the plurality of bond pads, wherein the different patterns of bond pads are configured to receive different configurations of the one or more semiconductor dies.
8. The plurality of semiconductor devices recited in claim 7 , wherein the different configurations of the one or more semiconductor dies comprise at least two of: i) a group of wire bonded semiconductor dies, ii) a flip chip semiconductor die and iii) a group of semiconductor dies electrically connected to each other by through silicon vias.
9. The plurality of semiconductor devices recited in claim 7 , wherein a first pattern of the different patterns of bond pads is configured to receive one or more wire bonded semiconductor dies.
10. The plurality of semiconductor devices recited in claim 7 , wherein a second pattern of the different patterns of bond pads is configured to receive a flip-chip bonded semiconductor die.
11. The plurality of semiconductor devices recited in claim 7 , wherein a third pattern of the different patterns of bond pads is configured to receive a group of semiconductor dies electrically connected to each other by through silicon vias.