IP Library Granted Patent US 11,380,400
Granted Patent B2
US 11,380,400 · App. 16/861,611 · Granted Jul 5, 2022

Voltage supply circuit, memory cell arrangement, and method for operating a memory cell arrangement

Inventor: Marko Noack (Dresden, DE)
Assignee: FERROELECTRIC MEMORY GMBH
G11C16/12G11C5/145G11C5/147G11C7/1096G11C11/221G11C11/2297G11C16/26G11C16/30G11C7/12G11C8/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,380,400
App. No.
16/861,611
Granted
Jul 5, 2022
Kind
B2
Abstract

In various aspects, a voltage supply circuit may include a first controlled voltage converter circuit including a first voltage converter and a first control circuit, wherein the first control circuit is configured to receive an input voltage and control the first voltage converter to output a first output voltage having a predefined relationship to the received input voltage; and a second controlled voltage converter circuit including a second voltage converter and a second control circuit, wherein the second control circuit is configured to receive the first output voltage and control the second voltage converter to output a second output voltage having a predefined relationship to the received first output voltage.

Claims (38)

1. A memory cell arrangement, comprising:

a first set of memory cell drivers configured to selectively supply a supply voltage of a set of supply voltages to one or more first control-lines for operating one or more memory cells;

a second set of memory cell drivers configured to selectively supply another supply voltage of the set of supply voltages to one or more second control-lines for operating the one or more memory cells; and

a voltage supply circuit configured to generate the set of supply voltages, the voltage supply circuit comprising:

a first controlled voltage converter circuit comprising a first voltage converter and a first control circuit, wherein the first control circuit is configured to receive an input voltage and control the first voltage converter to generate a first supply voltage of the set of supply voltages in response to the received input voltage;

a second controlled voltage converter circuit comprising a second voltage converter and a second control circuit, wherein the second control circuit is configured to receive the first supply voltage and control the second voltage converter to generate a second supply voltage of the set of supply voltages in response to the received first supply voltage; and

a third controlled voltage converter circuit comprising a third voltage converter and a third control circuit, wherein the third control circuit is configured to receive the first or the second supply voltage and control the third voltage converter to output a third supply voltage of the set of supply voltages in response to the received first or second supply voltage; and

a supply circuit configured to provide a fourth supply voltage of the set of supply voltages.

2. The memory cell arrangement of claim 1 ,

wherein the first control circuit is configured as a closed-loop control circuit having a first voltage divider to generate a first feedback voltage from the first supply voltage and a first comparator to compare the first feedback voltage with the input voltage, wherein the first control circuit is configured to control the first voltage converter to output the first supply voltage in response to a first control voltage generated by the first comparator;

wherein the second control circuit is configured as a closed-loop control circuit having a second voltage divider to generate a second feedback voltage from the second supply voltage and a second comparator to compare the second feedback voltage with the first supply voltage, wherein the second control circuit is configured to control the second voltage converter to output the second supply voltage in response to a second control voltage generated by the second comparator; and

wherein the third control circuit is configured as a closed-loop control circuit having a third voltage divider to generate a third feedback voltage from the third supply voltage and a third comparator to compare the third feedback voltage with the second supply voltage, wherein the third control circuit is configured to control the third voltage converter to output the third supply voltage in response to a third control voltage generated by the third comparator.

3. The memory cell arrangement of claim 1 ,

wherein the fourth supply voltage is a base voltage, wherein, preferably, the base voltage is at a constant voltage level.

4. The memory cell arrangement of claim 1 ,

wherein the supply circuit is a fourth controlled voltage converter circuit comprising a fourth voltage converter and a fourth control circuit, wherein the fourth control circuit is configured to receive the first supply voltage, the second supply voltage, or the third supply voltage and control the fourth voltage converter to output the fourth supply voltage in response to the received first supply voltage, second supply voltage, or third supply voltage.

5. A voltage supply circuit, comprising:

an input node to receive an input voltage;

a first output node to output a first output voltage;

a second output node to output a second output voltage;

a first controlled voltage converter circuit comprising a first voltage converter and a first control circuit, wherein the first control circuit is configured to control the first voltage converter to generate the first output voltage in response to the received input voltage; and

a second controlled voltage converter circuit comprising a second voltage converter and a second control circuit, wherein the second control circuit is configured to control the second voltage converter to output the second output voltage in response to the generated first output voltage,

wherein the first control circuit is configured as a closed-loop control circuit having a first voltage divider to generate a first feedback voltage from the first output voltage and a first comparator to compare the first feedback voltage with the input voltage, wherein the first control circuit is configured to control the first voltage converter to output the first output voltage in response to a first control voltage generated by the first comparator; and

wherein the second control circuit is configured as a closed-loop control circuit having a second voltage divider to generate a second feedback voltage from the second output voltage and a second comparator to compare the second feedback voltage with the first output voltage, wherein the second control circuit is configured to control the second voltage converter to output the second output voltage in response to a second control voltage generated by the second comparator.

6. The voltage supply circuit of claim 5 ,

wherein the first control circuit is configured to control the first voltage converter to generate the first output voltage, the first output voltage having a predefined relationship to the received input voltage; and

wherein the second control circuit is configured to control the second voltage converter to generate the second output voltage, the second output voltage having a predefined relationship to the generated first output voltage.

7. The voltage supply circuit of claim 6 ,

wherein the predefined relationship of the first output voltage to the second output voltage comprises a predefined limitation of a ratio of the first output voltage to the second output voltage.

8. The voltage supply circuit of claim 7 ,

wherein each of the control circuits comprises at least one voltage divider defining the respective predefined limitation.

9. The voltage supply circuit of claim 5 , further comprising:

a third output node to output a third output voltage; and

a third controlled voltage converter circuit comprising a third voltage converter and a third control circuit, wherein the third control circuit is configured to control the third voltage converter to generate the third output voltage in response to the generated first output voltage and/or second output voltage.

10. The voltage supply circuit of claim 9 ,

wherein the third control circuit is configured to control the third voltage converter to generate the third output voltage, the third output voltage having a predefined relationship to the generated first output voltage and/or second output voltage.

11. The voltage supply circuit of claim 10 ,

wherein the predefined relationship of the second output voltage to the third output voltage comprises a predefined limitation of a ratio of the second output voltage to the third output voltage.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 29, 2020
From: NOACK, MARKO
To: FERROELECTRIC MEMORY GMBH
Reel/Frame 052530/0318 →
Priority Claims (1)
DE 10 2019 111 965.0 · May 8, 2019 · national
Continuity (1)
Related Publication 20200357470A1 · Nov 12, 2020
Cited By (5)
US 12,254,914 US 12,283,300 US 12,431,178 US 12,462,861 US 12,518,813