IP Library Granted Patent US 11,418,024
Granted Patent B2
US 11,418,024 · App. 16/896,615 · Granted Aug 16, 2022

Electrostatic discharge circuit using booster cell

Inventors: Rajeswara Rao Bandaru (Karnataka, IN); Gopikrishna Siddula (Karnataka, IN); Seema Jain (Karnataka, IN)
Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.
H02H9/046H01L27/0255H01L27/0292
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,418,024
App. No.
16/896,615
Granted
Aug 16, 2022
Kind
B2
Abstract

An electrostatic discharge (ESD) circuit including a booster cell is disclosed. The ESD circuit may include first and second rails configured to provide power to the ESD circuit. The first rail may include two spaced apart conductors. The ESD circuit may further include an input/output (I/O) pad and a power/ground (P/G) pad. The P/G pad may include a power clamp electrically coupled between the first and second rails. The booster cell may be physically located between the I/O pad and the P/G pad. The booster cell may provide an electrical connection between the two spaced apart conductors.

Claims (11)

1. An electrostatic discharge (ESD) circuit, comprising:

first and second rails configured to provide power to the ESD circuit, the first rail comprising two spaced apart conductors;

an input/output (I/O) pad;

a power/ground (P/G) pad comprising a power clamp electrically coupled between the first and second rails; and

a booster cell physically located between the I/O pad and the P/G pad, wherein the booster cell provides an electrical connection that directly couples the two spaced apart conductors, the electrical connection configured to short the two spaced apart conductors,

wherein the electrical connection provided by the booster cell comprises a plurality of parallel electrical connections stacked within the booster cell.

2. An electrostatic discharge (ESD) circuit, comprising:

first and second rails configured to provide power to the ESD circuit, the first rail comprising two spaced apart conductors;

a power/ground (P/G) pad having a width, wherein the P/G pad comprises a power clamp electrically coupled between the first and second rails; and

a booster cell providing an electrical connection that directly couples the two spaced apart conductors, the booster cell having a width less than the width of the P/G pad, the electrical connection configured to short the two spaced apart conductors,

wherein the electrical connection provided by the booster cell comprises a plurality of parallel electrical connections stacked within the booster cell.

Assignments (10)
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
RELEASE OF SECURITY INTEREST AT REEL 053926 FRAME 0446 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058966/0321 →
SECURITY INTEREST Recorded Sep 29, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 053926/0446 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 26, 2020
From: BANDARU, RAJESWARA RAO; SIDDULA, GOPIKRISHNA; JAIN, SEEMA
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 053047/0227 →
Continuity (1)
Related Publication 20210384723A1 · Dec 9, 2021