IP Library Granted Patent US 10,854,837
Granted Patent B2
US 10,854,837 · App. 16/911,525 · Granted Dec 1, 2020

Display device and method of manufacturing the same

Inventors: Jaybum Kim (Seoul, KR); Eoksu Kim (Seoul, KR); Kyoungseok Son (Seoul, KR); Junhyung Lim (Seoul, KR); Jihun Lim (Hwaseong-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
H01L51/5203G09G3/32G09G3/3233H01L27/1108H01L27/3262H01L51/0096G09G2300/0426G09G2300/0814G09G2300/0842G09G2300/0861G09G2300/0866G09G2310/0245G09G2310/0262H01L27/3265H01L51/0023H01L51/5296H01L2227/323
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,854,837
App. No.
16/911,525
Granted
Dec 1, 2020
Kind
B2
Abstract

A display device includes a base substrate, a first transistor, a second transistor, an organic light emitting diode, and a capacitor electrically connected to the first thin film transistor. The first transistor includes a first semiconductor pattern below a first interlayer insulation layer and a first control electrode above the first interlayer insulation layer and below a second interlayer insulation layer. The second transistor includes a second control electrode above the first interlayer insulation layer and below the second interlayer insulation layer. A second semiconductor pattern is above the second interlayer insulation layer.

Claims (32)

1. A display device comprising:

a base substrate;

a first transistor above the base substrate and comprising a first source, a first drain, a first channel area below a first insulation layer, and a first gate above the first insulation layer and below a second insulation layer;

a second transistor above the base substrate and comprising a second source, a second drain, a second gate above the first insulation layer and below the second insulation layer, a second channel area above the second insulation layer and a third gate above the first and the second insulation layers and electrically connected to the second gate;

a third transistor above the base substrate and comprising a third source, a third drain, a third channel area below the first insulation layer, and a fourth gate above the first insulation layer and below the second insulation layer; and

a light emitting diode above the second insulation layer,

wherein one of the first source and the first drain is electrically connected to one of the second source and the second drain.

2. The display device of claim 1 , wherein the first channel area comprises polysilicon semiconductor and the second channel area comprises an oxide semiconductor.

3. The display device of claim 2 , wherein the third channel area comprises polysilicon semiconductor.

4. The display device of claim 2 , wherein the oxide semiconductor comprises vertical crystals.

5. The display device of claim 1 , further comprise at least one third insulation layer above the second insulation layer.

6. The display device of claim 1 , further comprising a power line to which a first voltage is applied, and

wherein the first transistor is electrically disposed between the power line and the third transistor.

7. The display device of claim 6 , wherein the third transistor is electrically disposed between the first transistor and the light emitting diode.

8. The display device of claim 1 , further comprising a scan line to which a scan signal is applied, and

wherein the second transistor is turned on by the scan signal.

9. A display device comprising:

a base substrate;

a first transistor above the base substrate and comprising a first source, a first drain, a first channel area below a first insulation layer, and a first gate above the first insulation layer and below a second insulation layer;

a second transistor above the base substrate and comprising a second source, a second drain, a second gate above the first insulation layer and below the second insulation layer, a second channel area above the second insulation layer and a third gate above the first and the second insulation layers and electrically connected to the second gate;

a third transistor above the base substrate and comprising a third source, a third drain, a third channel area below the first insulation layer, and a fourth gate above the first insulation layer and below the second insulation layer; and

a light emitting diode above the second insulation layer,

wherein one of the first source and the first drain is electrically connected to one of the third source and the third drain.

10. The display device of claim 9 , wherein the first channel area comprises polysilicon semiconductor and the second channel area comprises an oxide semiconductor.

11. The display device of claim 10 , wherein the third channel area comprises polysilicon semiconductor.

12. The display device of claim 10 , wherein the oxide semiconductor comprises vertical crystals.

13. The display device of claim 9 , further comprise at least one third insulation layer above the second insulation layer.

14. The display device of claim 9 , further comprising a power line to which a first voltage is applied, and

wherein the first transistor is electrically disposed between the power line and the third transistor.

15. The display device of claim 14 , wherein the third transistor is electrically disposed between the first transistor and the light emitting diode.

16. The display device of claim 9 , further comprising a scan line to which a scan signal is applied, and

wherein the second transistor is turned on by the scan signal.

Priority Claims (1)
KR 10-2016-0113445 · Sep 2, 2016 · national
Continuity (4)
Continuation 16836005 · Mar 31, 2020
Continuation 16459060 · Jul 1, 2019
Continuation 15657369 · Jul 24, 2017
Related Publication 20200328369A1 · Oct 15, 2020
Cited By (2)
US 12,256,593 US 12,307,964