IP Library › Granted Patent US 12,193,337
Granted Patent B2
US 12,193,337 · App. 16/991,055 · Granted Jan 7, 2025

Semiconductor device and method of fabricating the same

Inventors: Wen-Chia Ou (Taichung, TW); Chih-Chao Huang (Taichung, TW); Min-Chih Wei (Taichung, TW); Yu-Ting Chen (Taichung, TW); Chi-Ching Liu (Taichung, TW)
Assignee: Winbond Electronics Corp.
H10N50/80H10B61/22H10N50/01
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,193,337
App. No.
16/991,055
Granted
Jan 7, 2025
Kind
B2
Abstract

A method of fabricating a semiconductor device includes the following steps. A plurality of doped regions are formed in a substrate. A first dielectric layer is formed on the substrate. A plurality of first contacts and second contacts are formed in the first dielectric layer to be connected to the plurality of doped regions. A memory element is formed on the first dielectric layer. The memory element is electrically connected to the second contact. A second dielectric layer is formed on the first dielectric layer. The second dielectric layer surrounds the memory element. A conductive line is formed in the second dielectric layer. A top surface of the conductive line is at a same level as a top surface of the memory element, and the conductive line is electrically connected to the plurality of first contacts.

Claims (24)

1. A semiconductor device, comprising:

a plurality of doped regions, located in a substrate;

a first dielectric layer, located on the substrate;

a plurality of first contacts and second contacts, located in the first dielectric layer and connected to the plurality of doped regions;

a second dielectric layer, located on the first dielectric layer;

a memory element, located in the second dielectric layer, the memory element being electrically connected to the second contact;

a conductive line, located in the second dielectric layer, the conductive line being electrically connected to the plurality of first contacts, a bottom surface of the conductive line being at a same level as a bottom surface of the memory element, and a top surface of the conductive line being at a same level as a top surface of the memory element;

an etch stop layer, located on the second dielectric layer;

a first inter-metal dielectric layer, located on the etch stop layer; and

a first dual damascene structure and a second dual damascene structure, located in the first inter-metal dielectric layer and the etch stop layer, the first dual damascene structure being connected to the conductive line and the second dual damascene structure being connected to the memory element, wherein a maximum height of the second dual damascene structure on the top surface of the memory element is greater than a maximum height of the first dual damascene structure, and

there is an interface between the first dual damascene structure and the conductive line,

wherein the conductive line is double-row comb-shaped on the substrate, and comprises:

a main line portion, extending along a first direction; and

a plurality of extending portions, extending along a second direction, arranged along the first direction, and penetrated through by the main line portion and connected to the main line portion and the plurality of first contacts,

wherein the memory element is blocky or island-shaped and arranged on two sides of the main line portion on the substrate.

2. The semiconductor device according to claim 1 , wherein a top surface of the second dielectric layer is coplanar with the top surface of the conductive line and a top surface of a top cover layer of the memory element.

3. The semiconductor device according to claim 2 , wherein the conductive line is in physical contact with the plurality of first contacts, and the memory element is in physical contact with the second contact.

4. The semiconductor device according to claim 2 , wherein the second dual damascene structure penetrates through the top cover layer of the memory element and is electrically connected to an electrode layer below the top cover layer.

5. The semiconductor device according to claim 1 , further comprising:

a metal layer, arranged below the conductive line and the memory element and being in physical contact with the first contact; and

a plurality of vias, arranged between the metal layer and the conductive line and between the metal layer and the memory element.

6. The semiconductor device according to claim 1 , wherein the conductive line comprises:

a main line portion, extending along a first direction; and

a plurality of extending portions, extending along a second direction, arranged along the first direction and connected to the main line portion and the plurality of first contacts.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2020
From: OU, WEN-CHIA; HUANG, CHIH-CHAO; WEI, MIN-CHIH; CHEN, YU-TING; LIU, CHI-CHING
To: WINBOND ELECTRONICS CORP.
Reel/Frame 053463/0962 →
Priority Claims (1)
TW 108130117 · Aug 22, 2019 · national
Continuity (1)
Related Publication 20210057640A1 · Feb 25, 2021
References Cited (14)
US 10163981B2 · Chen · 2018 [cited by examiner]
US 20030030084A1 · Moise et al. · 2003 [cited by applicant]
US 20140061573A1 · Mikawa · 2014 [cited by examiner]
US 20170084820A1 · Tan · 2017 [cited by examiner]
US 20170092692A1 · Kalnitsky · 2017 [cited by examiner]
US 20180040817A1 · Chuang · 2018 [cited by examiner]
US 20180374895A1 · Hsu · 2018 [cited by examiner]
CN 100428477 · 2008 [cited by applicant]
CN 106876423 · 2017 [cited by applicant]
CN 107039483 · 2017 [cited by applicant]
TW 200939458 · 2009 [cited by applicant]
TW 201724490 · 2017 [cited by applicant]
TW 201729414 · 2017 [cited by applicant]
“Office Action of China Counterpart Application”, issued on May 31, 2023, p. 1-p. 7. [cited by applicant]
Cited By (2)
US 12,666,592 US 12,720,722