IP Library Granted Patent US 11,425,817
Granted Patent B2
US 11,425,817 · App. 17/107,847 · Granted Aug 23, 2022

Side contact pads for high-speed memory card

Inventors: Shineng Ma (Shanghai, CN); Xuyi Yang (Shanghai, CN); Chih-Chin Liao (Taiwan, TW); Chin-Tien Chiu (Taichung, TW); Jinxiang Huang (Shanghai, CN)
Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.
H05K1/117H01L25/0657H01L25/18H05K1/181H01L2225/06506H01L2225/06517H01L2225/06562H05K2201/09754H05K2201/10159
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,425,817
App. No.
17/107,847
Granted
Aug 23, 2022
Kind
B2
Abstract

A memory card includes a memory card body dimensioned to house at least one integrated circuit die package. The memory card body, in certain embodiments, includes a first surface spaced apart from a second surface and a plurality of side surfaces connecting the first surface to the second surface. The memory card also includes a contact pad disposed on at least one side surface of the plurality of side surfaces. The contact pad includes a first conductive layer, a second conductive layer, and an insulating layer disposed between the first conductive layer and the second conductive layer.

Claims (35)

1. An apparatus, comprising:

a memory card body dimensioned to house at least one integrated circuit die package, the memory card body comprising a first surface spaced apart from a second surface and a plurality of side surfaces connecting the first surface to the second surface; and

a contact pad disposed on at least one side surface of the plurality of side surfaces, the contact pad comprising:

a first conductive layer, wherein the first conductive layer is disposed on an external surface of the at least one side surface of the memory card body and configured to electrically couple to a memory card reader;

a second conductive layer that is disposed within the memory card body and is electrically coupled to a ground, and wherein the second conductive layer is not electrically coupled with the first conductive layer; and

an insulating layer disposed between the first conductive layer and the second conductive layer.

2. The apparatus of claim 1 , wherein the contact pad comprises a first contact pad and the at least one side surface of the plurality of side surfaces comprises a first side surface, the apparatus further comprising a second contact pad disposed on the first side surface.

3. The apparatus of claim 2 , further comprising:

a third contact pad disposed on a second side surface that is positioned opposite the first side surface; and

a fourth contact pad disposed on the second side surface.

4. The apparatus of claim 3 , wherein the third contact pad is configured to transmit data to a memory card reader.

5. The apparatus of claim 3 , wherein the fourth contact pad is configured to receive data from a memory card reader.

6. The apparatus of claim 3 , further comprising a fifth contact pad disposed on a third side surface.

7. The apparatus of claim 6 , further comprising a sixth contact pad disposed on a fourth side surface that is positioned opposite the third side surface.

8. A system, comprising:

a memory card body comprising a first surface spaced apart from a second surface and a plurality of side surfaces connecting the first surface to the second surface; and

an integrated circuit die package disposed within the memory card body, the integrated circuit die package comprising:

a plurality of contact pads disposed on at least one side surface of the plurality of side surfaces, the contact pad comprising alternating layers of a conductive material and an insulating material, wherein at a first layer of the alternating layers is not electrically coupled to a second conductive layer of the alternating layers, and wherein the second conductive layer is electrically coupled to a ground;

a memory stack comprising a plurality of integrated circuit dies; and

a controller configured to transmit data to and receive data from the plurality of integrated circuit dies.

9. The system of claim 8 , wherein the first layer of the alternating layers is disposed on an external surface of the at least one side surface of the memory card body and configured to electrically couple to a memory card reader.

10. The system of claim 9 , further comprising a third layer of the alternating layers, wherein the third layer is disposed within the memory card body and is configured to insulate the first layer from the second layer of the alternating layers.

11. The system of claim 10 , wherein the second layer is disposed within the memory card body.

12. The system of claim 8 , further comprising a first contact pad and a second contact pad of the plurality of contact pads disposed on a first side surface of the plurality of side surfaces.

13. The system of claim 12 , further comprising a third contact pad and a fourth contact pad of the plurality of contact pads disposed on a second side surface of the plurality of side surfaces.

14. The system of claim 13 , wherein the third contact pad is configured to transmit data to a memory card reader.

15. The system of claim 13 , wherein the fourth contact pad is configured to receive data from a memory card reader.

16. The system of claim 13 , further comprising a fifth contact pad of the plurality of contact pads disposed on a third side surface of the plurality of side surfaces.

17. The system of claim 16 , further comprising a sixth contact pad of the plurality of contact pads disposed on a fourth side surface of the plurality of side surfaces, the fourth side surface positioned opposite the third side surface.

18. An apparatus comprising:

means for housing at least one integrated circuit die package, wherein the means for housing includes a first surface spaced apart from a second surface and a plurality of side surfaces connecting the first surface to the second surface; and

means for electrical communication with a computing device, wherein the means for electrical communication is disposed on at least one side surface of the plurality of side surfaces, the means for electrical communication comprising:

a first conductive layer, wherein the first conductive layer is disposed on an external surface of one of the plurality of side surfaces and is configured to electrically couple to a memory card reader;

a second conductive layer that is disposed within the means for housing and is electrically coupled to a ground, and wherein the second conductive layer is not electrically coupled with the first conductive layer; and

an insulating layer disposed between the first conductive layer and the second conductive layer.

Assignments (10)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
RELEASE OF SECURITY INTEREST AT REEL 055404 FRAME 0942 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058966/0407 →
SECURITY INTEREST Recorded Feb 24, 2021
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 055404/0942 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 22, 2021
From: MA, SHINENG; YANG, XUYI; LIAO, CHIH-CHIN; CHIU, CHIN-TIEN; HUANG, JINXIANG
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 055004/0348 →
Priority Claims (1)
CN 202010580597.7 · Jun 23, 2020 · national
Continuity (1)
Related Publication 20210400811A1 · Dec 23, 2021