IP Library Granted Patent US 11,537,325
Granted Patent B2
US 11,537,325 · App. 17/177,480 · Granted Dec 27, 2022

Storage system and method for token provisioning for faster data access

Inventor: Ramanathan Muthiah (Bangalore, IN)
Assignee: Western Digital Technologies, Inc.
G06F3/0659G06F3/0611G06F3/0679G06F12/10G06F2212/1024G06F2212/657
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,537,325
App. No.
17/177,480
Granted
Dec 27, 2022
Kind
B2
Abstract

A storage system and method for token provisioning for faster data access are provided. In one embodiment, a storage system is provided comprising a memory and a controller. The controller is configured to receive a write command from a host to write data in the memory; write the data in the memory at a starting physical address; provide the host with a token indicating the starting physical address; receive a read command and the token from the host; and read the data stored in the memory at the starting physical address as indicated by the token. Other embodiments are provided.

Claims (55)

1. A storage system comprising:

a memory; and

a controller configured to:

receive, from a host, a write command to write data in the memory;

write the data in the memory at a starting physical address;

provide the host with a token indicating the starting physical address;

receive, from the host, a read command comprising a starting logical address and the token;

translate the starting logical address into a translated starting physical address using a logical-to-physical address map in the storage system;

perform a verification operation of the token by comparing the starting physical address as indicated by the token with the translated starting physical address;

in parallel with performing the verification operation, read the data stored in the memory at the starting physical address as indicated by the token;

in response to the starting physical address as indicated by the token matching the translated starting physical address, send the data read from the memory to the host; and

in response to the starting physical address as indicated by the token not matching the translated starting physical address, trigger an error condition.

2. The storage system of claim 1 , wherein the controller is further configured to read the data stored at the starting physical address as indicated by the token without first waiting to translate the starting logical address received in the read command into the translated physical address.

3. The storage system of claim 1 , wherein triggering the error condition comprises aborting the read command to prevent sending the data read from the memory to the host.

4. The storage system of claim 1 , wherein triggering the error condition comprises sending the data read from the memory to the host along with a warning of token corruption.

5. The storage system of claim 1 , wherein triggering the error condition comprises:

reading the data stored in the memory at e translated physical address; and

sending that data to the host.

6. The storage system of claim 1 , wherein the controller is further configured to write the data in a block of the memory that does not undergo garbage collection for a period of time.

7. The storage system of claim 6 , wherein the period of time is a single power cycle.

8. The storage system of claim 6 , wherein the period of time is a plurality of power cycles.

9. The storage system of claim 6 , wherein the block comprises single-level cell (SLC) memory.

10. The storage system of claim 1 , wherein the controller is further configured to provide the host with the token in response to a request from the host.

11. The storage system of claim 1 , wherein the memory comprises a three-dimensional memory.

12. The storage system of claim 1 , wherein the storage system is configured to be removably connected to the host.

13. A method comprising:

performing the following in a storage system comprising a memory:

receiving, from a host, a write command to write data in the memory;

writing the data at a physical address in the memory;

providing the physical address to the host;

receiving, from the host, a read command comprising a logical address and the physical address;

translating the logical address into a translated physical address using a logical-to-physical address map in the storage system;

performing a verification operation of the physical address by comparing the physical address with the translated physical address;

in parallel with performing the verification operation, reading the data from the physical address without first completing the verification operation;

in response to the physical address matching the translated physical address, sending the data read from the physical address to the host; and

in response to the physical address not matching the translated physical address, triggering an error condition.

14. The method of claim 13 , wherein the physical address is provided to the host and received from the host via a token.

15. The method of claim 13 , further comprising providing the physical address to the host in response to a request from the host.

16. The method of claim 13 , wherein the storage system is configured to be removably connected to the host.

17. The method of claim 13 , wherein triggering the error condition comprises aborting the read command to prevent sending the data read from the memory to the host.

18. The method of claim 13 , wherein triggering the error condition comprises sending the data read from the memory to the host along with a warning of token corruption.

19. The method of claim 13 , wherein triggering the error condition comprises:

reading the data stored in the memory at the translated physical address; and

sending that data to the host.

20. A storage system comprising:

a memory;

means for receiving, from a host, a write command to write data in the memory;

means for writing the data at a physical address in the memory;

means for providing the physical address to the host;

means for receiving, from the host, a read command comprising a logical address and the physical address;

means for translating the logical address into a translated physical address using a logical-to-physical address map in the storage system;

means for performing a verification operation of the physical address by comparing the physical address with the translated physical address;

means for reading, in parallel with performing the verification operation, the data from the physical address without first completing the verification operation;

means for sending, in response to the physical address matching the translated physical address, the data read from the physical address to the host; and

means for triggering an error condition in response to the physical address not matching the translated physical address.

Assignments (10)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
RELEASE OF SECURITY INTEREST AT REEL 056285 FRAME 0292 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058982/0001 →
SECURITY INTEREST Recorded May 19, 2021
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 056285/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 17, 2021
From: MUTHIAH, RAMANATHAN
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 055299/0053 →
Continuity (2)
Provisional Application 63114891 · Nov 17, 2020
Related Publication 20220155998A1 · May 19, 2022