IP Library Granted Patent US 11,455,244
Granted Patent B2
US 11,455,244 · App. 17/180,625 · Granted Sep 27, 2022

Zoned namespace limitation mitigation using sub block mode

Inventors: Rakshit Tikoo (Karnataka, IN); Adarsh Sreedhar (Karnataka, IN); Lovleen Arora (Karnataka, IN); Niraj Srimal (Karnataka, IN)
Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.
G06F12/0246G06F3/064G06F3/0604G06F3/0652G06F3/0679G06F12/0646G06F12/0873G06F2212/7201
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,455,244
App. No.
17/180,625
Granted
Sep 27, 2022
Kind
B2
Abstract

Aspects of a storage device including a memory and a controller are provided which reduces or eliminates garbage collection in zoned namespace (ZNS) architectures by mapping zones to sub-blocks of blocks of the memory. Each zone includes a plurality of logical addresses. The controller determines a number of open zones, and maps the open zones to the sub-blocks in response to the number of open zones meeting a threshold. Thus, larger numbers of open blocks typically present in ZNS may be reduced, and increased block sizes due to scaling may be accommodated in ZNS. In some aspects, the controller receives a request from a host device to write data associated with the zones in sub-blocks, and maps each of the zones to at least one of the sub-blocks in response to the request. The request may indicate zones are partially unused. Thus, out of zone conditions may also be avoided.

Claims (26)

1. A storage device, comprising:

a memory comprising a plurality of blocks, wherein each of the blocks includes a plurality of sub-blocks; and

a controller configured to map a zone to at least one of the sub-blocks, wherein the zone includes a plurality of logical addresses;

wherein the controller is further configured to determine a number of open zones, and to map the zone to the at least one of the sub-blocks in response to the number of open zones meeting a threshold.

2. The storage device of claim 1 , wherein each of the sub-blocks is independently programmable and erasable.

3. The storage device of claim 1 , wherein the controller is further configured to receive from a host an association of the zone with the logical addresses.

4. The storage device of claim 1 , wherein the zone is mapped to two of the sub-blocks, the two of the sub-blocks being from different blocks.

5. The storage device of claim 4 , wherein each of the different blocks includes another sub-block mapped to a different zone.

6. The storage device of claim 1 , wherein the zone is mapped to one of the sub-blocks in response to an indication from a host that the zone is partially unused, the one of the sub-blocks being in one of the blocks.

7. The storage device of claim 6 , wherein the one of the blocks includes another sub-block mapped to a different zone.

8. A storage device, comprising:

a memory comprising a plurality of blocks, wherein each of the blocks includes a plurality of sub-blocks; and

a controller configured to determine a number of open zones, and to map open zones to the sub-blocks in response to the number of open zones meeting a threshold.

9. The storage device of claim 8 , wherein each of the sub-blocks is independently readable and programmable.

10. The storage device of claim 8 , wherein the controller is further configured to receive from a host an association of each of the open zones with a plurality of logical addresses.

11. The storage device of claim 8 , wherein each of the open zones is mapped to two of the sub-blocks, the two of the sub-blocks being from different blocks.

12. The storage device of claim 8 , wherein each of the open zones is mapped to one of the sub-blocks in response to an indication from a host that the open zones will not be completely written.

13. A storage device, comprising:

a memory comprising a plurality of blocks, wherein each of the blocks includes a plurality of sub-blocks; and

a controller configured to receive a request to write data associated with zones in the sub-blocks, and to map each of the zones to at least one of the sub-blocks in response to the request;

wherein the controller is further configured to determine a number of the zones that are open, and to map the zones to the sub-blocks in response to the number of the zones that are open meeting a threshold.

14. The storage device of claim 13 , wherein each of the sub-blocks is independently readable and erasable.

15. The storage device of claim 13 , wherein the controller is further configured to receive from a host an association of each of the zones with a plurality of logical addresses.

16. The storage device of claim 13 , wherein each of the zones is mapped to two of the sub-blocks, the two of the sub-blocks being from different blocks.

17. The storage device of claim 13 , wherein the request includes an indication from a host that the zones are partially unused.

18. The storage device of claim 17 , wherein each of the zones is mapped to one of the sub-blocks in response to the indication.

Assignments (10)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
RELEASE OF SECURITY INTEREST AT REEL 056285 FRAME 0292 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058982/0001 →
SECURITY INTEREST Recorded May 19, 2021
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 056285/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2021
From: TIKOO, RAKSHIT; SREEDHAR, ADARSH; ARORA, LOVLEEN; SRIMAL, NIRAJ
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 056179/0680 →
Cited By (2)
US 12,346,569 US 12,399,633