IP Library Granted Patent US 11,508,644
Granted Patent B2
US 11,508,644 · App. 17/186,646 · Granted Nov 22, 2022

Semiconductor device package having thermally conductive pathways

Inventors: Yazhou Zhang (Shanghai, CN); Shineng Ma (Shanghai, CN); Kent Yang (Hsinchu, TW); Hope Chiu (Shanghai, CN)
Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.
H01L23/4334H01L21/3065H01L21/311H01L21/56H01L24/16H01L24/32H01L24/48H01L24/73H01L25/0652H01L2224/16225H01L2224/32225H01L2224/48225H01L2224/73204
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,508,644
App. No.
17/186,646
Granted
Nov 22, 2022
Kind
B2
Abstract

A semiconductor device package includes a substrate, a first heat-generating component positioned on a surface of the substrate, an encapsulant at least partially encapsulating the first heat-generating component, and one or more channels extending through a portion of the encapsulant toward the first heat-generating component. Each of the one or more channels contains a thermally conductive material having a thermal conductivity greater than a thermal conductivity of the encapsulant.

Claims (32)

1. A semiconductor device package, comprising:

a substrate;

a first heat-generating component positioned on a surface of the substrate, the first heat-generating component including contacts configured to make electrical contact with the substrate;

an encapsulant at least partially encapsulating the first heat-generating component; and

one or more channels extending through a portion of the encapsulant toward the first heat-generating component, each of the one or more channels containing a thermally conductive material having a thermal conductivity greater than a thermal conductivity of the encapsulant,

wherein each of the one or more channels extends at least partially into the first heat-generating component.

2. The semiconductor device package of claim 1 , wherein each of the one or more channels extends from a surface of the encapsulant.

3. The semiconductor device package of claim 1 , wherein the thermally conductive material extends an entire length of the one or more channels and is in physical contact with the first heat-generating component.

4. The semiconductor device package of claim 1 , wherein the thermally conductive material has a thermal conductivity greater than 150 W/m·K.

5. The semiconductor device package of claim 1 , wherein the thermally conductive material comprises copper or a copper alloy.

6. The semiconductor device package of claim 1 , wherein the first heat-generating component comprises an integrated circuit die having an active side facing the substrate and a back side opposite the active side.

7. The semiconductor device package of claim 6 , wherein each of the one or more channels extends into the back side of the integrated circuit die through at least 10% of a thickness of theintegrated circuit die.

8. The semiconductor device package of claim 1 , further comprising a second heat-generating component positioned on the substrate.

9. The semiconductor device package of claim 8 , wherein the one or more channels form a first set of channels, and wherein the semiconductor device package further comprises a second set of channels extending through a second portion of the encapsulant toward the second heat-generating component, each channel of the second set of channels containing a thermally conductive material having a thermal conductivity greater than a thermal conductivity of the encapsulant.

10. The semiconductor device package of claim 9 , wherein each channel of the second set of channels is separated from the second heat-generating component.

11. The semiconductor device package of claim 1 , further comprising a thermally conductive coating on a surface of the encapsulant, the thermally conductive coating being in contact with the thermally conductive material contained in the one or more channels.

12. A method for manufacturing a semiconductor device package, the method comprising:

positioning an integrated circuit die on a substrate, the integrated circuit die having an active side facing the substrate and a back side opposite the active side;

encapsulating the integrated circuit die with an encapsulant;

etching or drilling one or more channels through a portion of the encapsulant, the one or more channels extending from a surface of the encapsulant to a surface of the integrated circuit die; and

filling the one or more channels with a thermally conductive material having a thermal conductivity greater than a thermal conductivity of the encapsulant.

13. The method of claim 12 , wherein the one or more channels extend from the surface of the encapsulant to the back side of the integrated circuit die.

14. The method of claim 13 , further comprising etching the back side of the integrated circuit die to extend the one or more channels through a portion of the integrated circuit die prior to filling the one or more channels with the thermally conductive material.

15. The method of claim 14 , further comprising coating the surface of the encapsulant with a thermally conductive coating, the thermally conductive coating being in contact with the thermally conductive material.

16. The method of claim 12 , wherein the thermally conductive material comprises a metal or metal alloy, and filling the one or more channels with the thermally conductive material comprises electroplating the metal or metal alloy in the one or more channels.

17. A semiconductor device package, comprising:

a substrate means for providing electrical interconnections;

an integrated circuit die attached to a surface of the substrate means, wherein the integrated circuit die includes contact means for electrically connecting the integrated circuit die with the substrate means;

an encapsulation means for at least partially encapsulating the integrated circuit die; and

a first thermal conduction means for passively conducting heat generated by the integrated circuit die through the encapsulation means, the first thermal conduction means extending at least partially into the integrated circuit die.

18. The semiconductor device package of claim 17 , further comprising a surface treatment means on a surface of the encapsulation means for dissipating heat from the semiconductor device package to a surrounding environment, the surface treatment means being in contact with the first thermal conduction means.

19. The semiconductor device package of claim 17 , further comprising a memory die attached to the surface of the substrate means, and a second thermal conduction means for passively conducting heat generated by the memory die through the encapsulation means.

Assignments (10)
PARTIAL RELEASE OF SECURITY INTERESTS Recorded Apr 25, 2025
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 071382/0001 →
SECURITY AGREEMENT Recorded Apr 25, 2025
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 071050/0001 →
PATENT COLLATERAL AGREEMENT Recorded Aug 23, 2024
From: SANDISK TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS THE AGENT
Reel/Frame 068762/0494 →
CHANGE OF NAME Recorded Jun 27, 2024
From: SANDISK TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067982/0032 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2024
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: SANDISK TECHNOLOGIES, INC.
Reel/Frame 067567/0682 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
RELEASE OF SECURITY INTEREST AT REEL 056285 FRAME 0292 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058982/0001 →
SECURITY INTEREST Recorded May 19, 2021
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 056285/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2021
From: ZHANG, YAZHOU; CHIU, HOPE; YANG, KENT; MA, SHINENG
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 055558/0657 →